US20130087919A1 - Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same - Google Patents

Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same Download PDF

Info

Publication number
US20130087919A1
US20130087919A1 US13/686,405 US201213686405A US2013087919A1 US 20130087919 A1 US20130087919 A1 US 20130087919A1 US 201213686405 A US201213686405 A US 201213686405A US 2013087919 A1 US2013087919 A1 US 2013087919A1
Authority
US
United States
Prior art keywords
silicon via
package
package unit
stacked
metal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/686,405
Inventor
Qwan Ho Chung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Priority to US13/686,405 priority Critical patent/US20130087919A1/en
Publication of US20130087919A1 publication Critical patent/US20130087919A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to a stack package, and more particularly, to a through-silicon via stack package that is lightweight and compact and that forms excellent electrical connections, and a method for manufacturing the same.
  • stack means to vertically pile at least two chips or packages.
  • stacking chips or packages it is possible to realize a product having a memory capacity that is greater than what is obtainable through semiconductor integration processes, and also by stacking the chips or packages mounting area utilization efficiency can be improved.
  • Stack package manufacturing methods can be divided into a first method in which individual semiconductor chips are stacked and the stacked semiconductor chips are packaged, and a second method in which individually packaged semiconductor chips are stacked upon one another.
  • electrical connections are formed by metal wires or through-silicon vias.
  • FIG. 1 is cross-sectional view illustrating a conventional stack package using metal wires.
  • At least two semiconductor chips 110 are stacked on a substrate 120 by the medium of adhesive 114 , and the is respective chips 110 and the substrate 120 are electrically connected to each other by metal wires 116 .
  • the unexplained reference numeral 112 designates bonding pads, 122 connection pads, 124 ball lands, 170 outside connection terminals, and 190 an encapsulant.
  • TSVs through-silicon vias
  • FIG. 2 is cross-sectional view illustrating another conventional stack package using through-silicon vias.
  • semiconductor chips 210 having through-silicon vias 230 formed therein are stacked on a substrate 220 in a manner such that the through-silicon vias 230 of the chips 210 face each other.
  • the unexplained reference numeral 212 designates an insulation layer, 214 a metal seed layer, 222 connection pads, 224 ball lands, 270 outside connection terminals, and 218 metal lines.
  • the stack package 200 using through-silicon vias by forming the electrical connections using through-silicon vias 230 , it is possible to prevent the electrical characteristics of each chip 210 from being degraded. Therefore, the operation speed of the semiconductor chip 210 can be increased, and the semiconductor chip 210 can be miniaturized.
  • Embodiments of the present invention are directed to a through-silicon via stack package that is lightweight and compact and that can form excellent electrical connections, and a method for manufacturing the same.
  • a through-silicon via stack package has at least two package units stacked upon each other, each package unit comprising: a semiconductor chip; at least one through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface of the semiconductor chip to be brought into contact with a first portion of a top surface of the through-silicon via; and a second metal line formed on a lower surface of the semiconductor chip to be brought into contact with a second portion of a bottom surface of the through-silicon via, wherein a top package unit and a bottom package unit can be stacked in a manner such that the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are respectively brought into contact with the second portion of the top surface of the through-silicon via of the bottom package unit and the first portion of the bottom surface of to the through-silicon via of the bottom package unit.
  • the through-silicon via and the first and second metal lines are formed of one selected from the group consisting of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), and alloys thereof.
  • the first metal line and the through-silicon via may be is formed integrally with each other.
  • the first metal line formed on the upper surface of the bottom package unit is engaged with the second metal line formed on the lower surface of the top package unit.
  • the first and second metal lines may have the shapes of semicircles, which have bases facing each other.
  • the first and second metal lines are formed to have the same thickness.
  • the second metal line formed on the lower surface of the bottom package unit and the first metal line formed on the upper surface of the top package unit are physically and electrically connected to the top surface of the through-silicon via of the bottom package unit and the bottom surface of the through-silicon via of the top package unit, respectively, by the medium of solder.
  • a filler material may be filled between the stacked package units.
  • a capping layer may be formed on the upper surface of the top package unit.
  • a method for manufacturing a through-silicon via stack package comprises the steps of defining at least one groove in a semiconductor chip; filling a metal layer in the groove and forming a first metal line to be brought into contact with a first portion of an upper surface of the metal layer; removing a lower portion of the semiconductor chip to expose a lower end of the metal layer thereby forming a through-silicon via; forming a second metal line on a lower surface of the resultant semiconductor chip to be brought into contact with the second portion of a lower surface of the through-silicon via, thereby forming a package unit; and stacking at least two package units formed in this way, wherein the package units are stacked in a manner such that the second metal line of a top package unit and the first metal line of a bottom package unit are brought into contact respectively with the top surface of the through-silicon via of the bottom package unit and the bottom surface of the through-silicon via of the top package unit.
  • the step of forming the metal layer and the first metal line comprises the steps of forming an insulation layer on a sidewall of the groove; forming a first metal seed layer on the semiconductor chip, the insulation layer, and the bottom of the groove; forming a metal layer on the first metal seed layer to fill the groove; and patterning the metal layer and the first metal layer.
  • the step of forming the second metal line comprises the steps of forming a second metal seed layer on a lower surface of the semiconductor chip including the through-silicon via; forming a metal layer on the second metal seed layer; and patterning the metal layer and the second metal seed layer.
  • the through-silicon via and the first and second metal lines are formed of one selected from the group consisting of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), and alloys thereof.
  • the first metal line formed on the upper surface of the bottom package unit is engaged with the second metal line formed on the lower surface of the top package unit.
  • the first and second metal lines may be formed to have the shapes of semicircles which have bases facing each other.
  • the first and second metal lines are formed to have the same thickness.
  • the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are physically and electrically connected to the upper surface of the through-silicon via of the bottom package unit and the lower surface of the through-silicon via of the top package unit, respectively, by the medium of solder.
  • the method further comprises the step of filling a filler material between the stacked package units, excluding the area occupied by the first and second metal lines.
  • the method further comprises the step of forming a capping layer on the upper surface of the top package unit.
  • the step of defining the groove through the step of forming the package unit may also be implemented at the wafer level.
  • FIG. 1 is cross-sectional view illustrating a conventional stack package that uses metal wires.
  • FIG. 2 is cross-sectional view illustrating a conventional stack package that uses through-silicon vias.
  • FIG. 3 is a cross-sectional view illustrating a through-silicon via stack package in accordance with an embodiment of the present invention.
  • FIGS. 4A through 4G are cross-sectional views illustrating the processes of a method for manufacturing a through-silicon via stack package in accordance with another embodiment of the present invention.
  • FIG. 5 is a cross-sectional view illustrating a through-silicon via stack package in accordance with another embodiment of the present invention.
  • FIG. 6 is a cross-sectional view illustrating a through-silicon via stack package in accordance with another embodiment of the present invention
  • through-silicon vias are formed in each semiconductor chip.
  • the metal lines, which contact the upper and lower surfaces of the through silicon vias, are formed, one metal line is positioned on one half of the upper surface of each through-silicon via and another metal line positioned on the other half of the lower surface of each through-silicon via, with the metal line on the upper surface and the metal line on the lower surface facing opposite directions.
  • At least two semiconductor chips having the structure just described above are stacked in a manner such that the metal line formed on one half of the upper surface of the through-silicon via of the bottom semiconductor chip is engaged with the metal line formed on the other half of the lower surface of the through-silicon via of the top semiconductor chip, whereby a through-silicon via stack package is formed.
  • the stack package can be precisely formed while preventing the misalignment of the respective semiconductor chips stacked upon one another. Also, the height of the contact area for forming an electrical connection between two semiconductor chips is decreased, thus decreasing the thickness of the entire stack package. Further, in the present invention the contact area between two semiconductor chips is is small, and an electrical connection is formed through surface contact in the horizontal direction between the two metal lines instead of substantial point contact in the vertical direction between the projecting portion of one through-silicon via and the metal line of the other through-silicon via, and therefore excellent electrical connections can be formed, thus increasing the manufacturing yield.
  • FIG. 3 is a cross-sectional view illustrating a through-silicon via stack package in accordance with an embodiment of the present invention.
  • the through-silicon via stack package 300 at least two package units 360 , each of which has through-silicon vias 316 and metal lines 318 and 320 , are stacked on a substrate 330 .
  • each package unit 360 at least one through-silicon via 316 is formed in each semiconductor chip 310 .
  • the first metal line 318 is formed on the upper surface of the semiconductor chip 310 in such a way as to be brought into contact with one half of an upper surface of the through-silicon via 316
  • the second metal line 320 is formed on the lower surface of the semiconductor chip 310 in such a way as to be brought into contact with the other half of the lower surface of the through-silicon via 316 .
  • the first and second metal lines 318 and 320 can be formed into various shapes.
  • the first and second metal lines 318 and 320 are formed in the shapes of semicircular pads that face opposite directions such that the bases of the semicircular pads face each other.
  • the first and second metal lines 318 and 320 are formed to have the same height.
  • the package units 360 are stacked upon one another in a manner such that the second metal line 320 formed on the lower surface of the upper package unit 360 comes into contact with the upper surface of the through silicon via 316 of the lower package unit 360 , and the first metal line 318 formed on the upper surface of the lower package unit 360 is brought into contact lower surface of the through silicon via 316 of the upper package unit 360 .
  • a medium of solder may thereafter be formed between the first and second metal lines 318 and 320 and the through silicon vias 316 .
  • the first and second metal lines 318 and 320 are formed in the respective package units 360 in a manner such that they do not overlap each other in the vertical direction.
  • the first and second metal lines 318 and 320 are formed on the upper and lower surfaces of each through-silicon via in the respective package unit 360 in a manner such that they define the shape of a complete circle when looked at from the top of the package unit.
  • each package unit 360 the through-silicon via 316 and the first metal line 318 are integrally formed with each other using a plating process.
  • Metal seed layers 314 and 314 a are placed under the through-silicon via 316 and the first and second metal lines 318 and 320 .
  • An insulation layer 312 is placed under the sidewall of the metal seed layer 314 placed under the through-silicon via 316 .
  • the first and second metal lines 318 and 320 and the metal seed layers 314 and 314 a are formed of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), or an alloy thereof.
  • the stacked package units 360 are mounted to a substrate 330 .
  • the substrate 330 is provided with a plurality of connection pads 332 on the upper surface thereof and is provided with a plurality of ball lands 334 on the lower surface thereof.
  • the ball lands 334 have outside connection terminals 340 attached thereto.
  • the second metal lines 320 of the lowermost stacked package unit 360 are electrically connected to the connection pads 332 of the substrate 330 by a medium of solder.
  • a first filler material 352 is formed between the stacked package units 360
  • a second filler material 354 is formed between the lowermost stacked package unit 360 and the substrate 330 .
  • a capping layer 350 is formed on the uppermost stacked package unit 360 .
  • the first and second filler materials 352 and 354 are formed of non-conductive paste or non-conductive film, which also serves to physically attach the stacked package units 360 to one another and the lowermost stacked package unit 360 to the substrate 330 .
  • first and second metal lines can be formed on one package unit to face the same first direction
  • the first and second metal lines are the formed other package such that they face the same second, but in a direction which is opposite to the first direction.
  • a through-silicon via stack package can then be formed by stacking the package units each of which has first and second metal lines formed to face the same direction.
  • the through-silicon via stack package is formed by stacking the respective package units such that the metal lines thereof are brought into surface contact with each other in the horizontal direction, and thus it is possible to precisely form a stack package without causing misalignment between the package units. Also, since the height of a contact area for forming an electrical connection is decreased, the thickness of the entire stack package can also be decreased.
  • the contact area between two semiconductor chips is small, and an electrical connection is formed through surface contact in the horizontal direction between the two metal lines rather than substantial point contact in the is vertical direction between the projecting portion of one through-silicon via and the metal line of the other through-silicon via, and therefore excellent electrical connections can be formed leading to an increase in manufacturing yield.
  • FIGS. 4A through 4G are cross-sectional views illustrating the processes of a method for manufacturing a through-silicon via stack package in accordance with another embodiment of the present invention.
  • a plurality of grooves T are defined in a wafer 310 a which has completely undergone a manufacturing process and has a plurality of semiconductor chips 310 .
  • the grooves T are formed to a depth such that the grooves T not to pass through the wafer 310 a.
  • an insulation layer 312 is formed on the upper surface of the wafer 310 a and the surfaces of the grooves T.
  • An etch-back process is then conducted such that the insulation layer 312 remains only on the sidewalls of the grooves T.
  • a first metal seed layer 314 is formed on the wafer 310 a , the insulation layer on the sidewalls of the grooves T, and the bottom of each groove.
  • the first metal seed layer 314 is formed of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), or an alloy thereof, using a conventional technique.
  • a metal layer is formed to fill the grooves T.
  • the metal layer and first metal seed layer 314 are partially removing using a patterning process, so that through-silicon vias 316 are formed in each semiconductor chip 310 , and first metal lines 318 are formed into the shape of a semicircle.
  • Each first metal line 318 is connected to one portion of the upper surface of the through-silicon via 316 .
  • the first metal line 318 is formed of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), or an alloy thereof.
  • an etch-back process may be conducted on the metal layer on the wafer so that the height of the metal layer is decreased to a thickness appropriate for forming the desired stack package. Thereafter, by conducting the patterning process, the first metal lines 318 can be formed.
  • a grinding process is conducted on the lower surface of the wafer 310 a in a manner such that the lower surface of the through-silicon via 316 is exposed through the lower surface of the wafer 310 a .
  • the grinding is performed such that the exposed lower surface of the through-silicon via 316 is flush with the lower surface of the wafer 310 a .
  • a second metal seed layer 314 a is formed on the entire lower surface of the wafer 310 a .
  • a plating process is then conducted, and a metal layer is formed on the second metal seed layer 314 a .
  • a patterning process is then conducting forming second metal lines 320 that are each connected to the other portion of the lower surface of the through-silicon via 316 , thus completing a plurality of package units 360 .
  • the second metal line 320 is formed in the shape of a semicircle facing the opposite direction of the first metal line 318 , such that the bases of the semicircles of the first and second metal lines 318 and 320 are lined up with each other.
  • the second metal seed layer 314 a and the second metal line 320 are formed of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), or an alloy thereof.
  • At least two wafers 310 a that have undergone the above processes are stacked upon each other.
  • the wafers 310 a are stacked in a manner such that the second metal line 320 formed on the lower surface of the upper package unit 360 is attached to the through-silicon via 316 of the lower package unit 360 , and the first metal line 318 formed on the upper surface of the lower package unit 360 is attached to the through-silicon via 316 of the upper package unit 360 .
  • the first and second metal lines 318 and 320 and the through-silicon vias 316 of the respective package units 360 are electrically connected to each other by a medium of solder (not shown).
  • a first filler material 352 which comprises non-conductive paste (NCP) or non-conductive film, is filled between the wafers 310 a , excluding the areas occupied by the first and second metal lines 318 and 320 .
  • a capping layer 350 for providing electrical is insulation is then formed on the uppermost stacked package unit 360 .
  • the stacked package units 360 are divided into a chip level to form through-silicon via stack packages.
  • the stacked package units 360 of the chip level are then mounted to a substrate 330 that has connection pads 332 on the upper surface thereof and ball lands 334 on the lower surface thereof.
  • the second metal lines 320 of the lowermost stacked package unit 360 are attached to the connection pads 332 of the substrate 330 using a medium of solder (not shown).
  • a second filler material 354 which comprises non-conductive paste (NCP) or non-conductive film, is filled between the lowermost stacked package unit 360 and the substrate 330 .
  • Solder balls 340 are attached to the ball lands 334 of the substrate 330 .
  • FIG. 5 is a cross-sectional view illustrating a through-silicon via stack package in accordance with still another embodiment of the present invention.
  • an encapsulant 470 is formed to cover the upper surface of the substrate 430 including the space between stacked package units 460 , the space between the lowermost stacked package unit 460 and the substrate 430 , and the upper surface of the uppermost stacked package unit 460 .
  • the package units 460 are stacked in the same manner as shown in FIGS. 4 a through 4 e . Then, after attaching the stacked package units 460 to the substrate 430 , in order to provide electrical insulation and improve the reliability of joints, the encapsulant 470 is formed to cover the upper surface of the substrate 430 including the space between the stacked package units 460 , the space between the lowermost stacked package unit 460 and the substrate 430 , and the upper surface of the uppermost stacked package unit 460 .
  • FIG. 6 is a cross-sectional view illustrating a through-silicon via stack package in accordance with still another embodiment of the present invention.
  • the package units 360 are stacked in the same manner as shown in FIG. 3 .
  • the package units 360 may be stacked in the same manner as shown in FIGS. 4 a through 4 e .
  • a connection member 370 for example, a medium of solder, is formed between the first and second metal lines 318 and 320 and the through silicon vias 320 .
  • a stack package can also be configured in a manner such that, while package units are stacked to have the same structure as the stack package shown in FIG. 3 or 5 , a substrate is not used to form electrical connections with the outside. Instead, re-routing lines are formed on the lower surface of the lowermost stacked semiconductor chip and outside connection terminals are attached to the re-routing lines.
  • the present invention by forming the through-silicon via stack package in a manner such that metal lines are brought into surface contact with each other in the horizontal direction, it is possible to precisely form the stack package without causing misalignment between stacked package units. Also, because the height of the contact area for forming an electrical connection is decreased, the thickness of the entire stack package can also be decreased.
  • the contact area between two semiconductor chips is small, and an electrical connection is formed through surface contact in the horizontal direction between the two metal lines rather than being formed through substantial point contact in the vertical direction between the projecting portion of one through-silicon via and the metal line of the other through-silicon via, and therefore excellent electrical connections can be formed, thus leading to increased manufacturing yield.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A through-silicon via stack package contains package units. Each package unit includes a semiconductor chip; a through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface and contacting a portion of a top surface of the through-silicon via; and a second metal line formed on a lower surface of the semiconductor chip and contacting a second portion of a lower surface of the through-silicon via. When package units are stacked, the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are brought into contact with the upper surface of the through-silicon via of the bottom package unit and the lower surface of the through-silicon via of the top package unit, respectively. The stack package is lightweight and compact, and can form excellent electrical connections.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The present application claims priority to Korean patent application number 10-2007-0063173 filed on Jun. 26, 2007, which is incorporated herein by reference in its entirety.
    • BACKGROUND OF THE INVENTION
  • The present invention relates to a stack package, and more particularly, to a through-silicon via stack package that is lightweight and compact and that forms excellent electrical connections, and a method for manufacturing the same.
  • Previous developments in packaging technology for semiconductor integrated circuits have been driven by the demands of miniaturization and high capacity. In the prior art various techniques for stack packages that provide satisfactory results in terms of miniaturization, high capacity, and mounting efficiency have been developed.
  • The term “stack”, as referred to in the semiconductor industry, means to vertically pile at least two chips or packages. In memory devices by stacking chips or packages it is possible to realize a product having a memory capacity that is greater than what is obtainable through semiconductor integration processes, and also by stacking the chips or packages mounting area utilization efficiency can be improved.
  • Stack package manufacturing methods can be divided into a first method in which individual semiconductor chips are stacked and the stacked semiconductor chips are packaged, and a second method in which individually packaged semiconductor chips are stacked upon one another. In a typical stack package, electrical connections are formed by metal wires or through-silicon vias.
  • FIG. 1 is cross-sectional view illustrating a conventional stack package using metal wires.
  • Referring to FIG. 1, in the conventional stack package 100 using metal wires, at least two semiconductor chips 110 are stacked on a substrate 120 by the medium of adhesive 114, and the is respective chips 110 and the substrate 120 are electrically connected to each other by metal wires 116.
  • In FIG. 1, the unexplained reference numeral 112 designates bonding pads, 122 connection pads, 124 ball lands, 170 outside connection terminals, and 190 an encapsulant.
  • However, in the conventional stack package 100 using metal wires, electrical signal exchange is conducted through the metal wires 116, which causes a slow operation speed in each semiconductor chip 110. Also, the metal wires 116 cause the electrical characteristics of each chip 110 to be degraded. Further, an additional area for accommodating the metal wires 116 is needed in the substrate 120, thus increasing the size of the stack package 100, and a gap is needed to bond the metal wires 116 to the respective chips 110, thus increasing the overall height of the stack package 100.
  • In order to overcome the problems caused in by a stack package using metal wires, (i.e. prevent the electrical characteristics of the stack package from being degraded, and enable the stack package to be miniaturized), a stack package using through-silicon vias (TSVs) has been suggested in the art.
  • FIG. 2 is cross-sectional view illustrating another conventional stack package using through-silicon vias.
  • Referring to FIG. 2, in a conventional stack package 200 using through-silicon vias, semiconductor chips 210 having through-silicon vias 230 formed therein are stacked on a substrate 220 in a manner such that the through-silicon vias 230 of the chips 210 face each other.
  • In FIG. 2, the unexplained reference numeral 212 designates an insulation layer, 214 a metal seed layer, 222 connection pads, 224 ball lands, 270 outside connection terminals, and 218 metal lines.
  • In the stack package 200 using through-silicon vias, by forming the electrical connections using through-silicon vias 230, it is possible to prevent the electrical characteristics of each chip 210 from being degraded. Therefore, the operation speed of the semiconductor chip 210 can be increased, and the semiconductor chip 210 can be miniaturized.
  • However, in the conventional stack package 200 using through-silicon vias, because of the small surface area of the portions of the through-silicon vias 230 which project out of the semiconductor chips, when electrically connecting the stacked semiconductor chips 210 to one another it is difficult to precisely align the through-silicon vias 230. Moreover, the projecting portion of the through-silicon vias 230 and the metal lines 218 which the projecting portion is connected to cause the thickness of the stack package 200 to increase.
    • SUMMARY OF THE INVENTION
  • Embodiments of the present invention are directed to a through-silicon via stack package that is lightweight and compact and that can form excellent electrical connections, and a method for manufacturing the same.
  • In one aspect, a through-silicon via stack package has at least two package units stacked upon each other, each package unit comprising: a semiconductor chip; at least one through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface of the semiconductor chip to be brought into contact with a first portion of a top surface of the through-silicon via; and a second metal line formed on a lower surface of the semiconductor chip to be brought into contact with a second portion of a bottom surface of the through-silicon via, wherein a top package unit and a bottom package unit can be stacked in a manner such that the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are respectively brought into contact with the second portion of the top surface of the through-silicon via of the bottom package unit and the first portion of the bottom surface of to the through-silicon via of the bottom package unit.
  • The through-silicon via and the first and second metal lines are formed of one selected from the group consisting of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), and alloys thereof.
  • The first metal line and the through-silicon via may be is formed integrally with each other.
  • The first metal line formed on the upper surface of the bottom package unit is engaged with the second metal line formed on the lower surface of the top package unit.
  • The first and second metal lines may have the shapes of semicircles, which have bases facing each other.
  • The first and second metal lines are formed to have the same thickness.
  • The second metal line formed on the lower surface of the bottom package unit and the first metal line formed on the upper surface of the top package unit are physically and electrically connected to the top surface of the through-silicon via of the bottom package unit and the bottom surface of the through-silicon via of the top package unit, respectively, by the medium of solder.
  • A filler material may be filled between the stacked package units.
  • A capping layer may be formed on the upper surface of the top package unit.
  • In another aspect, a method for manufacturing a through-silicon via stack package comprises the steps of defining at least one groove in a semiconductor chip; filling a metal layer in the groove and forming a first metal line to be brought into contact with a first portion of an upper surface of the metal layer; removing a lower portion of the semiconductor chip to expose a lower end of the metal layer thereby forming a through-silicon via; forming a second metal line on a lower surface of the resultant semiconductor chip to be brought into contact with the second portion of a lower surface of the through-silicon via, thereby forming a package unit; and stacking at least two package units formed in this way, wherein the package units are stacked in a manner such that the second metal line of a top package unit and the first metal line of a bottom package unit are brought into contact respectively with the top surface of the through-silicon via of the bottom package unit and the bottom surface of the through-silicon via of the top package unit.
  • The step of forming the metal layer and the first metal line comprises the steps of forming an insulation layer on a sidewall of the groove; forming a first metal seed layer on the semiconductor chip, the insulation layer, and the bottom of the groove; forming a metal layer on the first metal seed layer to fill the groove; and patterning the metal layer and the first metal layer.
  • The step of forming the second metal line comprises the steps of forming a second metal seed layer on a lower surface of the semiconductor chip including the through-silicon via; forming a metal layer on the second metal seed layer; and patterning the metal layer and the second metal seed layer.
  • The through-silicon via and the first and second metal lines are formed of one selected from the group consisting of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), and alloys thereof.
  • The first metal line formed on the upper surface of the bottom package unit is engaged with the second metal line formed on the lower surface of the top package unit.
  • The first and second metal lines may be formed to have the shapes of semicircles which have bases facing each other.
  • The first and second metal lines are formed to have the same thickness.
  • The second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are physically and electrically connected to the upper surface of the through-silicon via of the bottom package unit and the lower surface of the through-silicon via of the top package unit, respectively, by the medium of solder.
  • After the step of stacking the package units, the method further comprises the step of filling a filler material between the stacked package units, excluding the area occupied by the first and second metal lines.
  • After the step of stacking the package units, the method further comprises the step of forming a capping layer on the upper surface of the top package unit.
  • The step of defining the groove through the step of forming the package unit may also be implemented at the wafer level.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is cross-sectional view illustrating a conventional stack package that uses metal wires.
  • FIG. 2 is cross-sectional view illustrating a conventional stack package that uses through-silicon vias.
  • FIG. 3 is a cross-sectional view illustrating a through-silicon via stack package in accordance with an embodiment of the present invention.
  • FIGS. 4A through 4G are cross-sectional views illustrating the processes of a method for manufacturing a through-silicon via stack package in accordance with another embodiment of the present invention.
  • FIG. 5 is a cross-sectional view illustrating a through-silicon via stack package in accordance with another embodiment of the present invention.
  • FIG. 6 is a cross-sectional view illustrating a through-silicon via stack package in accordance with another embodiment of the present invention
    •  DESCRIPTION OF SPECIFIC EMBODIMENTS
  • In the present invention, by forming through-silicon vias to have a small projecting height, it is possible to solve the problems of conventional stacked packages, which include: misalignment and is increased height of a package resulting when a plurality of semiconductor chips are stacked.
  • In the present invention, in order to form a stack package, through-silicon vias are formed in each semiconductor chip. When the metal lines, which contact the upper and lower surfaces of the through silicon vias, are formed, one metal line is positioned on one half of the upper surface of each through-silicon via and another metal line positioned on the other half of the lower surface of each through-silicon via, with the metal line on the upper surface and the metal line on the lower surface facing opposite directions. Then at least two semiconductor chips having the structure just described above are stacked in a manner such that the metal line formed on one half of the upper surface of the through-silicon via of the bottom semiconductor chip is engaged with the metal line formed on the other half of the lower surface of the through-silicon via of the top semiconductor chip, whereby a through-silicon via stack package is formed.
  • Accordingly, in the present invention, the stack package can be precisely formed while preventing the misalignment of the respective semiconductor chips stacked upon one another. Also, the height of the contact area for forming an electrical connection between two semiconductor chips is decreased, thus decreasing the thickness of the entire stack package. Further, in the present invention the contact area between two semiconductor chips is is small, and an electrical connection is formed through surface contact in the horizontal direction between the two metal lines instead of substantial point contact in the vertical direction between the projecting portion of one through-silicon via and the metal line of the other through-silicon via, and therefore excellent electrical connections can be formed, thus increasing the manufacturing yield.
  • Hereafter, a through-silicon via stack package in accordance with an embodiment of the present invention will be described in detail.
  • FIG. 3 is a cross-sectional view illustrating a through-silicon via stack package in accordance with an embodiment of the present invention.
  • Referring to FIG. 3, in the through-silicon via stack package 300, at least two package units 360, each of which has through-silicon vias 316 and metal lines 318 and 320, are stacked on a substrate 330.
  • In each package unit 360, at least one through-silicon via 316 is formed in each semiconductor chip 310. The first metal line 318 is formed on the upper surface of the semiconductor chip 310 in such a way as to be brought into contact with one half of an upper surface of the through-silicon via 316, and the second metal line 320 is formed on the lower surface of the semiconductor chip 310 in such a way as to be brought into contact with the other half of the lower surface of the through-silicon via 316.
  • The first and second metal lines 318 and 320 can be formed into various shapes. Preferably, the first and second metal lines 318 and 320 are formed in the shapes of semicircular pads that face opposite directions such that the bases of the semicircular pads face each other. In order to appropriately form the stack package, the first and second metal lines 318 and 320 are formed to have the same height.
  • The package units 360 are stacked upon one another in a manner such that the second metal line 320 formed on the lower surface of the upper package unit 360 comes into contact with the upper surface of the through silicon via 316 of the lower package unit 360, and the first metal line 318 formed on the upper surface of the lower package unit 360 is brought into contact lower surface of the through silicon via 316 of the upper package unit 360. A medium of solder (see FIG. 6) may thereafter be formed between the first and second metal lines 318 and 320 and the through silicon vias 316. To further clarify, the first and second metal lines 318 and 320 are formed in the respective package units 360 in a manner such that they do not overlap each other in the vertical direction. In other words, when forming the stack package, the first and second metal lines 318 and 320 are formed on the upper and lower surfaces of each through-silicon via in the respective package unit 360 in a manner such that they define the shape of a complete circle when looked at from the top of the package unit.
  • In each package unit 360, the through-silicon via 316 and the first metal line 318 are integrally formed with each other using a plating process. Metal seed layers 314 and 314 a are placed under the through-silicon via 316 and the first and second metal lines 318 and 320. An insulation layer 312 is placed under the sidewall of the metal seed layer 314 placed under the through-silicon via 316.
  • The first and second metal lines 318 and 320 and the metal seed layers 314 and 314 a are formed of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), or an alloy thereof.
  • In order to electrically connect the stacked package units 360 to the outside, the stacked package units 360 are mounted to a substrate 330. The substrate 330 is provided with a plurality of connection pads 332 on the upper surface thereof and is provided with a plurality of ball lands 334 on the lower surface thereof. The ball lands 334 have outside connection terminals 340 attached thereto. The second metal lines 320 of the lowermost stacked package unit 360 are electrically connected to the connection pads 332 of the substrate 330 by a medium of solder.
  • In order to protect the stacked package units 360 from external circumstances, a first filler material 352 is formed between the stacked package units 360, and a second filler material 354 is formed between the lowermost stacked package unit 360 and the substrate 330. A capping layer 350 is formed on the uppermost stacked package unit 360. The first and second filler materials 352 and 354 are formed of non-conductive paste or non-conductive film, which also serves to physically attach the stacked package units 360 to one another and the lowermost stacked package unit 360 to the substrate 330.
  • Although not shown in the drawings, it can be envisaged that first and second metal lines can be formed on one package unit to face the same first direction The first and second metal lines are the formed other package such that they face the same second, but in a direction which is opposite to the first direction. A through-silicon via stack package can then be formed by stacking the package units each of which has first and second metal lines formed to face the same direction.
  • As described above, in the present invention, the through-silicon via stack package is formed by stacking the respective package units such that the metal lines thereof are brought into surface contact with each other in the horizontal direction, and thus it is possible to precisely form a stack package without causing misalignment between the package units. Also, since the height of a contact area for forming an electrical connection is decreased, the thickness of the entire stack package can also be decreased.
  • Also, in the present invention, the contact area between two semiconductor chips is small, and an electrical connection is formed through surface contact in the horizontal direction between the two metal lines rather than substantial point contact in the is vertical direction between the projecting portion of one through-silicon via and the metal line of the other through-silicon via, and therefore excellent electrical connections can be formed leading to an increase in manufacturing yield.
  • FIGS. 4A through 4G are cross-sectional views illustrating the processes of a method for manufacturing a through-silicon via stack package in accordance with another embodiment of the present invention.
  • Referring to FIG. 4A, a plurality of grooves T are defined in a wafer 310 a which has completely undergone a manufacturing process and has a plurality of semiconductor chips 310. The grooves T are formed to a depth such that the grooves T not to pass through the wafer 310 a.
  • Referring to FIG. 4B, an insulation layer 312 is formed on the upper surface of the wafer 310 a and the surfaces of the grooves T. An etch-back process is then conducted such that the insulation layer 312 remains only on the sidewalls of the grooves T.
  • Referring to FIG. 4C, a first metal seed layer 314 is formed on the wafer 310 a, the insulation layer on the sidewalls of the grooves T, and the bottom of each groove. The first metal seed layer 314 is formed of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), or an alloy thereof, using a conventional technique.
  • Referring to FIG. 4D, by conducting a plating process on is the wafer 310 a, which is formed with the first metal seed layer 314, a metal layer is formed to fill the grooves T. The metal layer and first metal seed layer 314 are partially removing using a patterning process, so that through-silicon vias 316 are formed in each semiconductor chip 310, and first metal lines 318 are formed into the shape of a semicircle. Each first metal line 318 is connected to one portion of the upper surface of the through-silicon via 316. The first metal line 318 is formed of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), or an alloy thereof.
  • Before patterning the metal layer, an etch-back process may be conducted on the metal layer on the wafer so that the height of the metal layer is decreased to a thickness appropriate for forming the desired stack package. Thereafter, by conducting the patterning process, the first metal lines 318 can be formed.
  • Referring to FIG. 4E, a grinding process is conducted on the lower surface of the wafer 310 a in a manner such that the lower surface of the through-silicon via 316 is exposed through the lower surface of the wafer 310 a. The grinding is performed such that the exposed lower surface of the through-silicon via 316 is flush with the lower surface of the wafer 310 a. A second metal seed layer 314 a is formed on the entire lower surface of the wafer 310 a. A plating process is then conducted, and a metal layer is formed on the second metal seed layer 314 a. A patterning process is then conducting forming second metal lines 320 that are each connected to the other portion of the lower surface of the through-silicon via 316, thus completing a plurality of package units 360.
  • The second metal line 320 is formed in the shape of a semicircle facing the opposite direction of the first metal line 318, such that the bases of the semicircles of the first and second metal lines 318 and 320 are lined up with each other. The second metal seed layer 314 a and the second metal line 320 are formed of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), or an alloy thereof.
  • Referring to FIG. 4F, at least two wafers 310 a that have undergone the above processes are stacked upon each other. The wafers 310 a are stacked in a manner such that the second metal line 320 formed on the lower surface of the upper package unit 360 is attached to the through-silicon via 316 of the lower package unit 360, and the first metal line 318 formed on the upper surface of the lower package unit 360 is attached to the through-silicon via 316 of the upper package unit 360. The first and second metal lines 318 and 320 and the through-silicon vias 316 of the respective package units 360 are electrically connected to each other by a medium of solder (not shown).
  • A first filler material 352, which comprises non-conductive paste (NCP) or non-conductive film, is filled between the wafers 310 a, excluding the areas occupied by the first and second metal lines 318 and 320. A capping layer 350 for providing electrical is insulation is then formed on the uppermost stacked package unit 360.
  • Referring to FIG. 4G, the stacked package units 360 are divided into a chip level to form through-silicon via stack packages. The stacked package units 360 of the chip level are then mounted to a substrate 330 that has connection pads 332 on the upper surface thereof and ball lands 334 on the lower surface thereof. In the stacked package units 360, the second metal lines 320 of the lowermost stacked package unit 360 are attached to the connection pads 332 of the substrate 330 using a medium of solder (not shown). In order to improve the reliability of joints, a second filler material 354, which comprises non-conductive paste (NCP) or non-conductive film, is filled between the lowermost stacked package unit 360 and the substrate 330. Solder balls 340 are attached to the ball lands 334 of the substrate 330.
  • FIG. 5 is a cross-sectional view illustrating a through-silicon via stack package in accordance with still another embodiment of the present invention.
  • Referring to FIG. 5, in the through-silicon via stack package 400, while the package units 460 are stacked in the same manner as shown in FIG. 3, instead of using the first filler material 352, the second filler material 354, and the capping layer 350, an encapsulant 470 is formed to cover the upper surface of the substrate 430 including the space between stacked package units 460, the space between the lowermost stacked package unit 460 and the substrate 430, and the upper surface of the uppermost stacked package unit 460.
  • In the stack package according to the present embodiment, the package units 460 are stacked in the same manner as shown in FIGS. 4 a through 4 e. Then, after attaching the stacked package units 460 to the substrate 430, in order to provide electrical insulation and improve the reliability of joints, the encapsulant 470 is formed to cover the upper surface of the substrate 430 including the space between the stacked package units 460, the space between the lowermost stacked package unit 460 and the substrate 430, and the upper surface of the uppermost stacked package unit 460.
  • FIG. 6 is a cross-sectional view illustrating a through-silicon via stack package in accordance with still another embodiment of the present invention.
  • Referring to FIG. 6, in the through-silicon via stack package 300, the package units 360 are stacked in the same manner as shown in FIG. 3. In the stack package according to the present embodiment, the package units 360 may be stacked in the same manner as shown in FIGS. 4 a through 4 e. In FIG. 6, a connection member 370, for example, a medium of solder, is formed between the first and second metal lines 318 and 320 and the through silicon vias 320.
  • Although not shown in the drawings, in the present invention, a stack package can also be configured in a manner such that, while package units are stacked to have the same structure as the stack package shown in FIG. 3 or 5, a substrate is not used to form electrical connections with the outside. Instead, re-routing lines are formed on the lower surface of the lowermost stacked semiconductor chip and outside connection terminals are attached to the re-routing lines.
  • As is apparent from the above description, in the present invention, by forming the through-silicon via stack package in a manner such that metal lines are brought into surface contact with each other in the horizontal direction, it is possible to precisely form the stack package without causing misalignment between stacked package units. Also, because the height of the contact area for forming an electrical connection is decreased, the thickness of the entire stack package can also be decreased.
  • Additionally, as described above the contact area between two semiconductor chips is small, and an electrical connection is formed through surface contact in the horizontal direction between the two metal lines rather than being formed through substantial point contact in the vertical direction between the projecting portion of one through-silicon via and the metal line of the other through-silicon via, and therefore excellent electrical connections can be formed, thus leading to increased manufacturing yield.
  • Although specific embodiments of the present invention have been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and the spirit of the invention as disclosed in the accompanying claims.

Claims (7)

What is claimed is:
1. A through-silicon via stack package comprising:
at least two package units stacked upon each other wherein the top package unit among any two stacked package units is referred to as “the upper stacked package unit” and wherein the lower package unit among any two stacked package units is referred to as “the lower stacked package unit,” each package unit comprising:
a semiconductor chip having an upper surface and a lower surface;
at least one through-silicon via formed between the upper surface and the lower surface of the semiconductor chip, wherein each through-silicon via is filled with a conductive material;
a first metal line formed at least on a portion of the upper surface of the semiconductor chip to be brought into contact with a portion of the conductive material filled in the through-silicon via; and
a second metal line formed at least on the lower surface of the semiconductor chip to be brought into contact with a portion of the conductive material filled in the through-silicon via,
wherein one upper stacked package unit and one lower stacked package unit are stacked such that the second metal line formed on the lower surface of the upper stacked package unit is disposed over the conductive material filled in the through silicon via of the lower stacked package unit, and such that the first metal line formed on the upper surface of the lower stacked package unit is disposed below the conductive material filled in the through-silicon via of the upper stacked package unit, and
wherein the first metal line formed, on the upper surface of the lower stacked package unit is arranged with the second metal line formed on the lower surface of the upper stacked package unit such that the first and second metal lines are arranged to be offset each other.
2. The through-silicon via stack package according to claim 1, wherein the conductive material filled in the through-silicon via and the first and second metal lines include one of copper (Cu), aluminum (Al), tin (Sn), nickel (Ni), aurum (Au), and alloys thereof.
3. The through-silicon via stack package according to claim 1, wherein the first metal line and the through-silicon via are formed integrally with each other.
4. The through-silicon via stack package according to claim 1, wherein the first and second metal lines are formed to a same thickness.
5. The through-silicon via stack package according to claim 1,
wherein the second metal line formed on the lower surface of the upper stack package unit is electrically connected to the is conductive material of the through-silicon via of the lower stacked package unit using solder, and
wherein the first metal line formed on the upper surface of the lower stack package unit is electrically connected to the conductive material of the through-silicon via of the upper stacked package unit using solder.
6. The through-silicon via stack package according to claim 1, further comprising a filler material filled between any two stacked package units, excluding the area occupied by the first and second metal lines.
7. The through-silicon via stack package according to claim 1, further comprising a capping layer formed on the upper surface of the uppermost stacked package unit.
US13/686,405 2007-06-26 2012-11-27 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same Abandoned US20130087919A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/686,405 US20130087919A1 (en) 2007-06-26 2012-11-27 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
KR10-2007-0063173 2007-06-26
KR20070063173A KR100871382B1 (en) 2007-06-26 2007-06-26 Through silicon via stack package and method for manufacturing of the same
US11/869,052 US7847379B2 (en) 2007-06-26 2007-10-09 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same
US12/913,020 US8343803B2 (en) 2007-06-26 2010-10-27 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same
US13/686,405 US20130087919A1 (en) 2007-06-26 2012-11-27 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/913,020 Continuation US8343803B2 (en) 2007-06-26 2010-10-27 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same

Publications (1)

Publication Number Publication Date
US20130087919A1 true US20130087919A1 (en) 2013-04-11

Family

ID=40159388

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/869,052 Active 2028-07-19 US7847379B2 (en) 2007-06-26 2007-10-09 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same
US12/913,020 Active 2027-12-12 US8343803B2 (en) 2007-06-26 2010-10-27 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same
US13/686,405 Abandoned US20130087919A1 (en) 2007-06-26 2012-11-27 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US11/869,052 Active 2028-07-19 US7847379B2 (en) 2007-06-26 2007-10-09 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same
US12/913,020 Active 2027-12-12 US8343803B2 (en) 2007-06-26 2010-10-27 Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same

Country Status (3)

Country Link
US (3) US7847379B2 (en)
JP (1) JP5118942B2 (en)
KR (1) KR100871382B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140327152A1 (en) * 2011-11-15 2014-11-06 Xintec Inc. Chip package
US20160126136A1 (en) * 2014-11-04 2016-05-05 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing semiconductor device

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI339881B (en) * 2007-02-15 2011-04-01 Via Tech Inc Chip package
US7948095B2 (en) * 2008-02-12 2011-05-24 United Test And Assembly Center Ltd. Semiconductor package and method of making the same
US7973310B2 (en) * 2008-07-11 2011-07-05 Chipmos Technologies Inc. Semiconductor package structure and method for manufacturing the same
JP5331427B2 (en) * 2008-09-29 2013-10-30 株式会社日立製作所 Semiconductor device
US8168470B2 (en) * 2008-12-08 2012-05-01 Stats Chippac, Ltd. Semiconductor device and method of forming vertical interconnect structure in substrate for IPD and baseband circuit separated by high-resistivity molding compound
US8258010B2 (en) * 2009-03-17 2012-09-04 Stats Chippac, Ltd. Making a semiconductor device having conductive through organic vias
KR101046385B1 (en) * 2009-03-31 2011-07-05 주식회사 하이닉스반도체 Semiconductor package
US9406561B2 (en) * 2009-04-20 2016-08-02 International Business Machines Corporation Three dimensional integrated circuit integration using dielectric bonding first and through via formation last
JP5568250B2 (en) 2009-05-18 2014-08-06 公立大学法人大阪府立大学 How to fill copper
JP2011029535A (en) * 2009-07-29 2011-02-10 Elpida Memory Inc Semiconductor device
US8053898B2 (en) * 2009-10-05 2011-11-08 Samsung Electronics Co., Ltd. Connection for off-chip electrostatic discharge protection
US8242604B2 (en) * 2009-10-28 2012-08-14 International Business Machines Corporation Coaxial through-silicon via
KR101059629B1 (en) 2009-12-29 2011-08-25 하나 마이크론(주) Semiconductor Package Manufacturing Method
US8812879B2 (en) * 2009-12-30 2014-08-19 International Business Machines Corporation Processor voltage regulation
KR101624972B1 (en) * 2010-02-05 2016-05-31 삼성전자주식회사 Multichip package having semiconductor chips of different thickness each other and related device
KR101115455B1 (en) * 2010-05-31 2012-02-24 주식회사 하이닉스반도체 Semiconductor device
KR20120057693A (en) * 2010-08-12 2012-06-07 삼성전자주식회사 Stacked semiconductor device, and method of fabricating the stacked semiconductor device
US8435835B2 (en) * 2010-09-02 2013-05-07 Stats Chippac, Ltd. Semiconductor device and method of forming base leads from base substrate as standoff for stacking semiconductor die
TWI500134B (en) * 2010-11-26 2015-09-11 財團法人工業技術研究院 Tsv substrate structure and the stacked assembly thereof
US8901688B2 (en) * 2011-05-05 2014-12-02 Intel Corporation High performance glass-based 60 ghz / mm-wave phased array antennas and methods of making same
GB201108425D0 (en) 2011-05-19 2011-07-06 Zarlink Semiconductor Inc Integrated circuit package
US8829684B2 (en) 2011-05-19 2014-09-09 Microsemi Semiconductor Limited Integrated circuit package
US8623763B2 (en) * 2011-06-01 2014-01-07 Texas Instruments Incorporated Protective layer for protecting TSV tips during thermo-compressive bonding
US20130075268A1 (en) * 2011-09-28 2013-03-28 Micron Technology, Inc. Methods of Forming Through-Substrate Vias
US8796822B2 (en) 2011-10-07 2014-08-05 Freescale Semiconductor, Inc. Stacked semiconductor devices
US9076664B2 (en) * 2011-10-07 2015-07-07 Freescale Semiconductor, Inc. Stacked semiconductor die with continuous conductive vias
US9881894B2 (en) * 2012-03-08 2018-01-30 STATS ChipPAC Pte. Ltd. Thin 3D fan-out embedded wafer level package (EWLB) for application processor and memory integration
TWI469312B (en) 2012-03-09 2015-01-11 Ind Tech Res Inst Chip stack structure and method of fabricating the same
US8563403B1 (en) 2012-06-27 2013-10-22 International Business Machines Corporation Three dimensional integrated circuit integration using alignment via/dielectric bonding first and through via formation last
KR102021077B1 (en) 2013-01-24 2019-09-11 삼성전자주식회사 Stacked die package, system having the die package, manufacturing method thereof
US9082757B2 (en) 2013-10-31 2015-07-14 Freescale Semiconductor, Inc. Stacked semiconductor devices
US10002653B2 (en) 2014-10-28 2018-06-19 Nxp Usa, Inc. Die stack address bus having a programmable width
KR102468773B1 (en) * 2015-10-19 2022-11-22 삼성전자주식회사 Semiconductor device
US10068879B2 (en) 2016-09-19 2018-09-04 General Electric Company Three-dimensional stacked integrated circuit devices and methods of assembling the same

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070105304A1 (en) * 2005-09-28 2007-05-10 Junichi Kasai Semiconductor device, fabrication method therefor, and film fabrication method

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6809421B1 (en) * 1996-12-02 2004-10-26 Kabushiki Kaisha Toshiba Multichip semiconductor device, chip therefor and method of formation thereof
JP2001127243A (en) * 1999-10-26 2001-05-11 Sharp Corp Laminated semiconductor device
TW529141B (en) * 2002-01-07 2003-04-21 Advanced Semiconductor Eng Stacking type multi-chip package and its manufacturing process
JP3567377B2 (en) * 2002-01-09 2004-09-22 独立行政法人 科学技術振興機構 Method for manufacturing semiconductor integrated circuit device
JP2004363573A (en) * 2003-05-15 2004-12-24 Kumamoto Technology & Industry Foundation Semiconductor chip mounted body and its manufacturing method
JP2005026492A (en) * 2003-07-03 2005-01-27 Matsushita Electric Ind Co Ltd Mounting structure of electric structure
JP4817892B2 (en) * 2005-06-28 2011-11-16 富士通セミコンダクター株式会社 Semiconductor device
JP2007036104A (en) * 2005-07-29 2007-02-08 Nec Electronics Corp Semiconductor device and its manufacturing method
JP4753725B2 (en) * 2006-01-20 2011-08-24 エルピーダメモリ株式会社 Multilayer semiconductor device
TWI293499B (en) * 2006-01-25 2008-02-11 Advanced Semiconductor Eng Three dimensional package and method of making the same
KR100800161B1 (en) * 2006-09-30 2008-02-01 주식회사 하이닉스반도체 Method for forming through silicon via
US7514775B2 (en) * 2006-10-09 2009-04-07 Taiwan Semiconductor Manufacturing Co., Ltd. Stacked structures and methods of fabricating stacked structures

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070105304A1 (en) * 2005-09-28 2007-05-10 Junichi Kasai Semiconductor device, fabrication method therefor, and film fabrication method

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140327152A1 (en) * 2011-11-15 2014-11-06 Xintec Inc. Chip package
US9018770B2 (en) * 2011-11-15 2015-04-28 Xintec Inc. Chip package
US20160126136A1 (en) * 2014-11-04 2016-05-05 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing semiconductor device
US9679867B2 (en) * 2014-11-04 2017-06-13 Kabushiki Kaisha Toshiba Semiconductor device having a low-adhesive bond substrate pair
US10090351B2 (en) 2014-11-04 2018-10-02 Toshiba Memory Corporation Semiconductor device having gaps within the conductive parts

Also Published As

Publication number Publication date
US7847379B2 (en) 2010-12-07
US8343803B2 (en) 2013-01-01
US20110045636A1 (en) 2011-02-24
KR100871382B1 (en) 2008-12-02
JP2009010311A (en) 2009-01-15
US20090001543A1 (en) 2009-01-01
JP5118942B2 (en) 2013-01-16

Similar Documents

Publication Publication Date Title
US8343803B2 (en) Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same
US7795139B2 (en) Method for manufacturing semiconductor package
US20110033980A1 (en) Stack package that prevents warping and cracking of a wafer and semiconductor chip and method for manufacturing the same
US7589410B2 (en) Molded reconfigured wafer, stack package using the same, and method for manufacturing the stack package
US7429798B2 (en) Integrated circuit package-in-package system
US8592952B2 (en) Semiconductor chip and semiconductor package with stack chip structure
US8026586B2 (en) Semiconductor package
KR101211044B1 (en) Semiconductor integrated circuit having multi-chip structure
KR20100050750A (en) Wafer level chip on chip package, package on package improving solder joint reliability but reducing mounting height and manufacturing method thereof
KR100914987B1 (en) Molded reconfigured wafer and stack package using the same
CN108735684B (en) Multi-chip semiconductor package, vertically stacked semiconductor chip and packaging method
KR101013548B1 (en) Staack package
KR20090022771A (en) Stack package
KR20230041250A (en) Semiconductor device and semiconductor package including the same
KR20110004120A (en) Semiconductor package and method for fabricating thereof
KR100900240B1 (en) Stack package and method for fabricating of the same
US20240153886A1 (en) Semiconductor package
KR20090077580A (en) Multi chip package
KR101052867B1 (en) Stacked package and its manufacturing method
CN117711961A (en) Fan-out type stacked chip packaging method and packaging structure
KR20090052524A (en) Stack package
KR20090076357A (en) Stack package and method for fabricating of the same
KR20100028961A (en) Film for fabricating of semiconductor package and semiconductor package using the same
KR20090074502A (en) Stack package

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION