US20120205694A1 - Method of forming a light emitting diode emitter substrate with highly reflective metal bonding - Google Patents
Method of forming a light emitting diode emitter substrate with highly reflective metal bonding Download PDFInfo
- Publication number
- US20120205694A1 US20120205694A1 US13/025,975 US201113025975A US2012205694A1 US 20120205694 A1 US20120205694 A1 US 20120205694A1 US 201113025975 A US201113025975 A US 201113025975A US 2012205694 A1 US2012205694 A1 US 2012205694A1
- Authority
- US
- United States
- Prior art keywords
- silicon substrate
- layer
- highly reflective
- led
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 158
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 117
- 239000002184 metal Substances 0.000 title claims abstract description 117
- 238000000034 method Methods 0.000 title claims abstract description 66
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 110
- 239000010703 silicon Substances 0.000 claims abstract description 110
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 109
- 238000000151 deposition Methods 0.000 claims abstract description 21
- 238000004806 packaging method and process Methods 0.000 claims description 69
- 230000004888 barrier function Effects 0.000 claims description 41
- 230000008569 process Effects 0.000 claims description 36
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 16
- 238000005530 etching Methods 0.000 claims description 13
- 238000004519 manufacturing process Methods 0.000 claims description 13
- 238000005240 physical vapour deposition Methods 0.000 claims description 12
- 238000007747 plating Methods 0.000 claims description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 9
- 239000011248 coating agent Substances 0.000 claims description 9
- 238000000576 coating method Methods 0.000 claims description 9
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 9
- 238000000465 moulding Methods 0.000 claims description 6
- 230000003647 oxidation Effects 0.000 claims description 4
- 238000007254 oxidation reaction Methods 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- 238000001465 metallisation Methods 0.000 claims 2
- 238000011049 filling Methods 0.000 abstract description 2
- 239000004065 semiconductor Substances 0.000 description 32
- 239000010949 copper Substances 0.000 description 14
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 12
- 229910052802 copper Inorganic materials 0.000 description 12
- 239000000463 material Substances 0.000 description 10
- 239000000919 ceramic Substances 0.000 description 6
- 238000001459 lithography Methods 0.000 description 6
- 229920001296 polysiloxane Polymers 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- 238000000059 patterning Methods 0.000 description 4
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000001311 chemical methods and process Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000005553 drilling Methods 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012858 packaging process Methods 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- 239000007921 spray Substances 0.000 description 2
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/647—Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49107—Connecting at different heights on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12036—PN diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
Definitions
- LEDs Light emitting diodes
- LEDs emit light when voltages are applied across their P/N junctions.
- LEDs are bonded to LED packaging substrates through metal bonding pads.
- Conventional LED packaging substrates are often made of ceramic for various reasons, including reducing absorption of the emitted light by the LED packaging substrates.
- the performance of the conventional ceramic-based LED packaging substrates has not been entirely satisfactory.
- fabrication of these LED packaging substrates entails extra processing steps and added cost. For example, metal wire bonding pads on the ceramic substrate are often fabricated using different materials from the bonding pads on the LEDs, resulting in increased manufacturing complexity and cost.
- metal is difficult to deposit directly on ceramic LED packaging substrates, thereby necessitating an extra manufacturing step of depositing a buffer layer of copper on the ceramic substrates followed by metal plating. Accordingly, there is a need for LED packaging substrates that increase light extraction efficiency from the bonded LEDs, are tolerant of environmental factors, and can be easily and cost-effectively manufactured.
- FIGS. 1-7 show cross-sectional views of a semiconductor structure having light-emitting diode (LED) packaging substrate with a high reflective metal bonding at various fabrication stages constructed according to one or more embodiments of the present disclosure
- FIGS. 8-20 show cross-sectional views of a semiconductor structure having light-emitting diode (LED) packaging substrate with a high reflective metal bonding at various fabrication stages constructed according to one or more other embodiments of the present disclosure.
- LED light-emitting diode
- FIG. 21 shows a cross-sectional view of a LED incorporated in the semiconductor structure of FIG. 1-7 or 8 - 20 according to various embodiments of the present disclosure.
- FIGS. 1-7 show cross-sectional views of a semiconductor structure 100 having a light-emitting diode (LED) packaging substrate with a high reflective metal bonding at various fabrication stages.
- LED light-emitting diode
- a LED packaging substrate 106 is provided for packaging a plurality of LED dies at wafer level.
- the packaging substrate 106 includes a silicon substrate 108 such as a silicon wafer.
- a plurality of thorough-silicon vias (TSVs) 109 are formed in the silicon substrate 108 .
- the TSVs 109 are openings defined in the silicon substrate 108 and are designed for LED electrical routing in the packaging level.
- the TSVs 109 may be formed through the silicon substrate 108 by laser drilling or by another procedure including lithography patterning and etching.
- a dielectric layer 110 is formed over both sides of the silicon substrate 108 and over the sidewalls of the TSVs 109 for isolation and passivation.
- the dielectric layer 110 includes a dielectric material, such as silicon oxide, silicon nitride, silicon carbide, diamond-like carbon (DLC), ultra-nanocrystalline Diamond (UNCD), or aluminum nitride (AlN).
- the dielectric layer 110 is deposited in a chemical vapor deposition (CVD) process over the silicon substrate 108 .
- the dielectric layer 110 includes silicon oxide formed by a thermal oxidation process.
- a barrier layer is formed over the dielectric layer 110 .
- the barrier layer may include titanium (Ti) or titanium tungsten (TiW) and can be formed by a suitable process such as physical vapor deposition (PVD).
- the dielectric layer 110 and the barrier layer are formed over the sidewall surfaces of the TSVs to prevent a metal layer from diffusing into the packaging substrate 106 .
- a seed metal layer such as copper (Cu) is also deposited over the barrier layer by a PVD process to serve as seed for subsequent plating.
- the barrier layer and the seed layer are formed on both sides of the silicon substrate 108 .
- the barrier layer and seed layer are collectively referred to as the barrier/seed layer 112 as illustrated in FIG. 2 .
- the dielectric layer 110 and the barrier/seed layer 112 includes a material stack of silicon oxide, titanium and copper.
- a patterned photo-resist layer 114 is formed over the barrier/seed layer 112 on both sides of the silicon substrate 108 .
- the patterned photo-resist layer uses a dry film resist (DFR) that is laminated over the barrier/seed layer, and then patterned in a lithography process to define various openings.
- DFR dry film resist
- the dry film resist is laminated on both sides of the silicon substrate 108 .
- a metal layer 116 is formed on both sides of the silicon substrate 108 and into the TSVs 109 to fill the TSVs, resulting in conductive TSV features.
- Those conductive TSV features are also simply referred to as TSVs without confusion.
- Those TSV features are conductive and are designed for electrical routing, and additionally for thermal dissipation.
- the metal layer 116 includes copper or other suitable metal.
- a plating process is implemented to form the metal layer 116 .
- the metal layer 116 is self-aligned to the barrier/seed layer 112 .
- the metal layer 116 of copper is metal plated over the copper seed layer using processes such as an electrochemical plating process.
- a highly reflective metal layer 118 is deposited only on one side of the silicon substrate 108 . LED dies are to be bonded on that side, so referred to as LED side. Another side of the silicon substrate 108 is referred to as non-LED side or packaging side.
- the highly reflective metal layer 118 have a high reflection to effectively reflect light emitted from the bonded LEDs for LED emission efficiency.
- the highly reflective metal layer 118 includes aluminum (Al).
- the highly reflective metal layer 118 includes other suitable metal such as silver (Ag).
- the highly reflective metal layer 118 is deposited by a process such as physical vapor deposition (PVD) rather than a metal plating process associated with conventional ceramic substrate.
- PVD physical vapor deposition
- the highly reflective metal layer 118 is also formed on the patterned photo-resist layer 114 on the LED side of the silicon substrate 108 .
- the patterned photo-resist layer 114 is removed from both sides of the packaging substrate 106 , defining openings 119 in the metal layer 116 on the packaging side and also defining other openings 119 in the metal layer 116 and the highly reflective metal layer 118 on the LED side.
- the DFR of the patterned photo-resist layer 114 may be removed in a chemical process to expose the barrier/seed layer 112 .
- the portion of the highly reflective metal layer 118 over the patterned photo-resist layer 114 is lifted off during the removal of the patterned photo-resist layer 114 , defining a plurality of highly reflective bonding pads (or bonding pads) on the LED sides of the silicon substrate 108 .
- the highly reflective bonding pads may include a subset as LED bonding pads for LED bonding and another subset as wire bonding pads for LED wiring.
- the metal layer 116 defines a plurality of metal pads on the packaging side of the silicon substrate 108 .
- the metal pads are copper pads for bonding the packaging substrate 106 to a circuit board by a proper bonding method such as soldering.
- an etching process is applied to remove the barrier/seed layer 112 within the openings 119 from both sides of the silicon substrate 108 .
- the etching process may include wet etching and may include more than sub-steps with different etchants to effectively remove the barrier layer and the seed layer.
- the highly reflective bonding pads on the LED side and the metal pads on the packaging side of the silicon substrate 108 are electrically disconnected from the adjacent pads.
- the packaging substrate 106 is prepared to LED packaging at wafer level.
- separated LED dies 120 are bonded to high reflective bonding pads on the LED side of the packaging substrate 106 for wafer level packaging.
- the bonding pads may be standalone bonding pads or may connect to TSVs for electrical coupling and thermal dissipation.
- the highly reflective metal layer 118 of the LED bonding pads reflects upward light emitted from the bonded LED dies 120 .
- bonding surface of the separated LED dies 120 may be deposited with the highly reflective metal before bonding to the LED bonding pads.
- Each of the LED dies 120 includes a LED 122 and a carrier substrate 124 .
- the LED 122 includes a n-type doped semiconductor layer and a p-type doped semiconductor layer configured as a PN junction designed to emit light during operation.
- the LED 122 further includes a multiple quantum well (MQW) sandwiched in the PN junction for tuned characteristic and enhanced performance.
- MQW multiple quantum well
- Electrodes of the LED dies 120 can be designed and configured as vertical (two electrodes on both sides of the respective LED die), horizontal (or face-up, two electrodes on the same side of the respective LED die) or hybrid.
- two LED dies 120 a and 120 b are provided for illustration purpose.
- the LED die 120 a is vertical and the LED die 120 b is horizontal.
- the LED die 120 a includes a first electrode 128 .
- the carrier substrate 124 includes heavily doped silicon for both electrical and thermal conduction.
- the carrier substrate 124 may further includes a first metal film on one side to be bonded with the LED 122 and a second metal film on another side to be bonded to the high reflective bonding pad of the packaging substrate 106 , collectively serving as a second electrode.
- the first electrode contacts the n-doped semiconductor layer of the LED 122 and the second electrode contacts the p-doped semiconductor layer of the LED 122 .
- the LED die 120 b includes a first electrode 128 and a second electrode 130 .
- the first electrode 128 contacts the n-doped semiconductor layer of the LED 122 and the second electrode contacts the p-doped semiconductor layer of the LED 122 .
- the carrier substrate 124 includes silicon or alternatively the growth substrate such as sapphire.
- bonding wires 132 are formed between the LED dies 120 and the wire bonding pads on the LED side of the packaging substrate 106 . Particularly, for the LED die 120 a in the vertical configuration, one wire contacts the respective electrode 128 and the respective wire bonding pad. For the LED die 120 b in the horizontal configuration, one wire contacts the electrode 128 and the corresponding wire bonding pad and another wire contacts the electrode 130 and the corresponding LED bonding pad.
- phosphor 134 is distributed around the LED dies 120 to change the wavelength of the emitted light.
- the phosphor embedded in a coating material is formed on the top surface of the LED dies 120 .
- Phosphor coating may be deposited using a mask or through screen printing to form a surface phosphor layer on the top surface of the LED dies 120 .
- phosphor coating may be deposited through a spray process to form a conformal phosphor layer to cover the top surface and also the side walls of the LED dies 120 to a uniform thickness.
- a lens 136 is formed on the phosphor coating to further shape an emission pattern of the emitted light for enhanced light emission efficiency and directionality.
- the lens 136 includes epoxy, silicone or other suitable material.
- the lens 136 may be formed by placing a lens molding over the LED dies, injecting silicone into the lens molding, and curing the injected silicone.
- the LED dies 120 along with the packaging substrate 106 are diced into individual LED packages to complete the wafer level packaging process.
- the separated LED packages include individual LED dies 120 bonded with the diced packaging substrate 106 .
- the LED bonding pad is used for bonding the LED die to the packaging substrate and is also used as a reflector layer to increase efficiency of light extraction from the LED die.
- the wire bonding pads are used to electrically connect the LED die to the packaging substrate, simplifying the fabrication of the packaging substrate.
- the silicon substrate is selected for its high thermal conductivity to provide improved thermal dissipation from the bonded LED dies.
- FIGS. 8-20 show cross-sectional views of a semiconductor structure 140 having a light-emitting diode (LED) packaging substrate with a high reflective metal layer at various fabrication stages constructed according to other embodiments of the present disclosure.
- LED light-emitting diode
- a LED packaging substrate 106 is provided for packaging a plurality of LED emitter at wafer level.
- the packaging substrate 106 includes a silicon substrate 108 such as a silicon wafer.
- a plurality of trenches (or blind vias) 109 are formed in the silicon substrate 108 .
- the blind vias 109 are not through openings and are designed for LED electrical routing in the packaging level after subsequent fabrication steps.
- the blind vias are formed on the packaging side (or non-LED side).
- the blind vias 109 may further provide thermal conduction for dissipating heat generated from of the LED dies.
- the blind vias may be formed in the silicon substrate 108 by laser drilling or by a procedure including lithography patterning and etching.
- a dielectric layer 110 is formed over the packaging side of the packaging substrate 108 and over the sidewalls of the blind vias 109 .
- the dielectric layer 110 includes a dielectric material, such as silicon oxide, silicon nitride, silicon carbide, DLC, UNCD, or AN.
- the dielectric layer 110 is deposited in a CVD process over the silicon substrate 108 .
- the dielectric layer 110 includes silicon oxide formed by a thermal oxidation process.
- a barrier layer is formed over the dielectric layer 110 .
- the barrier layer may include Ti, TiW or other suitable material and can be formed by a process such as PVD.
- the dielectric layer 110 and the barrier layer are formed over the sidewall surfaces of the blind vias 109 to prevent a metal layer from diffusing into the silicon substrate 108 .
- a seed metal layer such as Cu is further deposited over the barrier layer by a PVD process to serve as seed for subsequent plating.
- the barrier layer and the seed layer are formed only on the packaging side of the silicon substrate 108 and into the blind vias 109 .
- the barrier layer and seed layer are collectively referred to as the barrier/seed layer 112 as illustrated in FIG. 9 .
- the dielectric layer 110 and the barrier/seed layer 102 includes a material stack of silicon oxide, titanium and copper.
- a patterned photo-resist layer 114 is formed over the barrier/seed layer 112 on the packaging side of the silicon substrate 108 .
- the patterned photo-resist layer uses a dry film resist that is laminated over the barrier/seed layer, and then patterned in a lithography process to define various openings.
- a metal layer 116 is formed on the packaging side of the silicon substrate 108 and into the blind vias 109 to fill the blind vias.
- the metal layer 116 includes copper or other suitable metal formed by metal plating.
- the metal layer 116 is self-aligned to the barrier/seed layer 112 .
- the metal layer 116 is a copper layer that is metal plated over the copper seed layer using processes such as an electrochemical plating process.
- the patterned photo-resist layer 114 is removed from the packaging side of the silicon substrate 108 , defining openings 119 in the metal layer 116 .
- the patterned photo-resist layer 114 may be removed in a chemical process.
- the barrier/seed layer 112 within the openings 119 is exposed.
- the metal layer 116 defines a plurality of metal pads on the packaging side of the silicon substrate 106 .
- the metal pads are copper pads for bonding the packaging substrate 106 to a circuit board by a proper bonding method such as soldering.
- an etching process is applied to remove the barrier/seed layer 112 exposed within the openings 119 from the packaging side of the silicon substrate 108 .
- the etching process may include wet etching and may include more than sub-steps with different etchants to effectively remove the barrier layer and the seed layer.
- the metal pads are electrically disconnected from the adjacent pads.
- the LED side of the silicon substrate 108 is thinned to reach the metal layer 116 of the blind vias. Thinning of the silicon substrate 108 also removes the dielectric layer and the barrier/seed layer from the LED side of the silicon substrate 108 .
- the silicon substrate 106 may be thinned through processes such as grinding, lapping, or chemical mechanical polishing.
- a dielectric layer 142 is deposited over the LED side of the silicon substrate 108 .
- the dielectric layer 142 deposited over the LED side may be the same as the dielectric layer 110 .
- the dielectric layer 142 serves as an electrical isolation/passivation layer and may be deposited in a CVD process.
- the dielectric layer 142 on the LED side connects with dielectric layer 110 to form an isolation layer surrounding the silicon substrate 108 .
- the packaging substrate 106 is flipped in FIG. 13 for proper illustration.
- a patterned photo-resist layer 144 is formed over the dielectric layer 142 on the LED side of the silicon substrate 108 .
- the patterned photo-resist layer 144 defines openings 145 aligned with the blind vias.
- the patterned photo-resist layer 144 is similar to the patterned photo-resist layer 114 in terms of composition and formation.
- the dielectric layer 142 exposed within the openings of the patterned photo-resist layer 144 is removed from the LED side of the silicon substrate 108 .
- the exposed dielectric layer may be removed in an etching process using the patterned photo-resist layer 144 as an etch mask. After the removal, the dielectric layer 142 exposes the metal layer of the blind vias.
- the blind vias are turned into TSVs (through silicon vias).
- the patterned photo-resist layer 144 is removed.
- the formation of the dielectric layer 142 includes various processing steps from FIGS. 13-15 , including deposition, lithography patterning and etching.
- the dielectric layer 142 can be alternatively formed by another procedure. For example, if silicon oxide is used for the dielectric layer 142 , a thermal oxidation process can be applied to the silicon substrate 108 to form silicon oxide self-aligned to the silicon surface and exposing the blind vias. Thus lithography patterning and etching are eliminated.
- another patterned photo-resist layer 146 is formed over the dielectric layer 142 on the LED side of the silicon substrate 108 .
- the patterned photo-resist layer 146 is similar to the patterned photo-resist layer 114 in terms of composition and formation.
- a highly reflective metal layer 118 is deposited only on the LED side of the packaging substrate 106 .
- the highly reflective metal layer 118 includes Al, or alternatively other suitable metal such as Ag.
- the highly reflective metal layer 118 is deposited by a process such as PVD.
- the highly reflective metal layer 118 is deposited directly over the dielectric layer 142 on the LED side, eliminating the need for depositing a barrier/seed layer over the dielectric layer 142 . Because there is no barrier/seed layer or metal layer to etch, etching undercuts to the highly reflective metal layer is avoided.
- the highly reflective metal layer 118 is also deposited over the metal layer 116 in the TSVs and the patterned photo-resist layer 146 .
- the patterned photo-resist layer 146 is removed from the silicon substrate 108 , defining openings 148 in the highly reflective metal layer 118 on the LED side.
- the patterned photo-resist layer 146 may be removed by wet etching.
- the portion of the highly reflective metal layer 118 over the patterned photo-resist layer 146 is lifted off during the removal of the patterned photo-resist layer 146 , defining a plurality of highly reflective bonding pads on the LED sides of the silicon substrate 108 .
- the highly reflective bonding pads may include a subset as LED bonding pads for LED bonding and another subset as wire bonding pads for LED wiring.
- separated LED dies 120 are bonded to the LED bonding pads on the LED side of the silicon substrate 108 at wafer level.
- the highly reflective metal layer 118 of the LED bonding pads reflect upward light emitted from the bonded LED dies 120 .
- bonding surface of the separated LED dies 120 may be deposited with the highly reflective metal before bonding to the LED bonding pads.
- each of the LED dies 120 includes a LED 122 and a carrier substrate 124 .
- the LED 122 includes a n-type doped semiconductor layer and a p-type doped semiconductor layer configured as a PN junction designed to emit light during operation.
- the LED 122 may further include a MQW sandwiched in the PN junction.
- Electrodes of the LED dies 120 can be designed and configured as vertical, horizontal or hybrid.
- two LED dies 120 a and 120 b are provided for illustration purpose.
- the LED die 120 a is vertical and the LED die 120 b is horizontal.
- the LED die 120 a includes a first electrode 128 .
- the carrier substrate 124 includes heavily doped silicon for both electrical and thermal conduction.
- the carrier substrate 124 may further includes a first metal film on one side to be bonded with the LED 122 and a second metal film on another side to be bonded to the high reflective bonding pad of the packaging substrate 106 , serving as a second electrode.
- the first electrode contacts the n-doped semiconductor layer of the LED 122 and the second electrode contacts the p-doped semiconductor layer of the LED 122 .
- the LED die 120 b includes a first electrode 128 and a second electrode 130 .
- the first electrode 128 contacts the n-doped semiconductor layer of the LED 122 and the second electrode contacts the p-doped semiconductor layer of the LED 122 .
- the carrier substrate 124 includes silicon or alternatively the growth substrate such as sapphire.
- Subsequent packaging steps are similar to those illustrated through FIGS. 6 and 7 .
- the subsequent packaging steps include wire bonding, forming phosphor and lens, and dicing as explained below.
- bonding wires 132 are formed between the LED dies 120 and the wire bonding pads on the LED side of the packaging substrate 106 . Particularly, for the LED die 120 a in the vertical configuration, one wire contacts the electrode 128 and the corresponding wire bonding pad. For the LED die 120 b in the horizontal configuration, one wire contacts the electrode 128 and the respective wire bonding pad and another wire contacts the electrode 130 and the respective LED bonding pad.
- phosphor 134 is distributed around the LED dies 120 to change the wavelength of the emitted light.
- the phosphor embedded in a coating material is formed on the top surface of the LED dies 120 .
- Phosphor coating may be deposited using a mask or through screen printing or alternatively through a spray process.
- a lens 136 is formed on the phosphor coating.
- the lens 136 includes epoxy, silicone or other suitable material.
- the lens 136 may be formed by placing a lens molding over the LED dies, injecting silicone into the lens molding, and curing the injected silicone.
- the LED dies 120 along with the packaging substrate 106 are diced into individual LED packages to complete the wafer level packaging process.
- the separated LED packages include individual LED dies 120 bonded with the diced packaging substrate 106 .
- FIG. 21 illustrates a sectional view of the LED 122 according to various embodiments of the present disclosure.
- the LED 122 can be incorporated in the semiconductor structure 100 or 140 .
- the LED 122 includes a p-type doped semiconductor layer 152 and a n-type doped semiconductor layer 154 configured as a PN junction designed to emit light during operation.
- the p-type and n-type doped semiconductor layers 152 and 154 includes respectively doped gallium nitride (GaN) layers.
- the LED 122 further includes a multiple quantum well (MQW) 156 interposed between the n-type and p-type doped semiconductor layers for tuned LED characteristic and enhanced performance.
- the MQW 156 includes a stack of two alternating semiconductor material films 158 and 160 .
- the two semiconductor material films 158 and 160 include an indium gallium nitride (InGaN) and gallium nitride (GaN), respectively.
- Various semiconductor layers can be grown by proper epitaxy growth technique.
- the epitaxial semiconductor layers are deposited by metal organic chemical vapor deposition (MOCVD).
- bonding the LED dies to the packaging substrate also includes forming a thermal conductive path for transferring heat away from each of the separated LED dies.
- the packaging substrate 106 is removed before dicing the plurality of separated LED dies 120 into the plurality of LED packages.
- the n-type doped layer and the p-type doped layer can be switched such that the top electrode contacts the p-type doped layer and the bottom electrode contacts the n-type doped layer.
- the carrier substrate may be eliminated from the LED dies.
- the LED dies packaging may not be limited to wire bonding.
- the wiring connection is used for electrical coupling from each LED die to the packaging substrate in the present embodiment, other electrical coupling technique, such as micro-interconnects described in the commonly assigned US application titled “MICRO-INTERCONNECTS FOR LIGHT EMITTING DIODES” (see Cross Reference), may be used with the LED packaging substrate 106 of the semiconductor structure 100 or the LED packaging substrate 106 of the semiconductor structure 140 .
- the present disclosure provides a method
- the method includes forming a plurality of through silicon vias (TSVs) on a silicon substrate; depositing a dielectric layer over a first side and a second side of the silicon substrate and over sidewall surfaces of the TSVs; forming a metal layer patterned over the dielectric layer on the first side and the second side of the silicon substrate and further filling the TSVs; and forming a plurality of highly reflective bonding pads over the metal layer on the second side of the silicon substrate for LED bonding and wire bonding.
- TSVs through silicon vias
- the present disclosure also provides another embodiment of a method for fabricating a LED packaging substrate.
- the method includes forming a plurality of blind vias on a first side of a silicon substrate; depositing a first dielectric layer over the first side of the silicon substrate and over sidewalls surfaces of the blind vias; depositing a metal layer over the first dielectric layer and into the blind vias to fill the blind vias; thinning a second side of the silicon substrate to expose the metal layer in the blind vias; forming a second dielectric layer over the second side of the silicon substrate and patterned to expose the metal layer in the blind vias; forming a patterned photo-resist layer over the second dielectric layer; forming a highly reflective metal layer over the second dielectric layer and over the exposed metal layer in the blind vias; and removing the patterned photo-resist layer to form a plurality of highly reflective bonding pads and a plurality of highly reflective wire bonding pads on the second side of the silicon substrate.
- the present disclosure also provides one embodiment of a LED packaging substrate.
- the LED packaging substrate includes a silicon substrate, wherein a first side and a second side of the silicon substrate is covered with a dielectric layer and wherein a plurality of highly reflective LED bonding pads and a plurality of highly reflective wire bonding pads are disposed on the dielectric layer on the second side of the silicon substrate; and a plurality of TSVs (through silicon vias) in the silicon substrate, wherein sidewall surfaces of the TSVs are covered with the dielectric layer, and wherein each of the TSVs connects with one of the highly reflective LED bonding pads or the highly reflective wire bonding pads on the second side of the silicon substrate and also connects with a metal pad on the first side of the silicon substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Led Device Packages (AREA)
Abstract
Description
- The present disclosure is related to the following commonly-assigned U.S. patent application, the entire disclosure of which is incorporated herein by reference: U.S. Ser. No. 13/005,731 filed Jan. 13, 2011 by inventors Ksing-Kuo Hsia et al for “MICRO-INTERCONNECTS FOR LIGHT EMITTING DIODES” (attorney reference TSMC2010-0329/24061.1484).
- Light emitting diodes (LEDs) emit light when voltages are applied across their P/N junctions. During assembly, LEDs are bonded to LED packaging substrates through metal bonding pads. Conventional LED packaging substrates are often made of ceramic for various reasons, including reducing absorption of the emitted light by the LED packaging substrates. The performance of the conventional ceramic-based LED packaging substrates has not been entirely satisfactory. In addition, fabrication of these LED packaging substrates entails extra processing steps and added cost. For example, metal wire bonding pads on the ceramic substrate are often fabricated using different materials from the bonding pads on the LEDs, resulting in increased manufacturing complexity and cost. In another example, metal is difficult to deposit directly on ceramic LED packaging substrates, thereby necessitating an extra manufacturing step of depositing a buffer layer of copper on the ceramic substrates followed by metal plating. Accordingly, there is a need for LED packaging substrates that increase light extraction efficiency from the bonded LEDs, are tolerant of environmental factors, and can be easily and cost-effectively manufactured.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1-7 show cross-sectional views of a semiconductor structure having light-emitting diode (LED) packaging substrate with a high reflective metal bonding at various fabrication stages constructed according to one or more embodiments of the present disclosure; -
FIGS. 8-20 show cross-sectional views of a semiconductor structure having light-emitting diode (LED) packaging substrate with a high reflective metal bonding at various fabrication stages constructed according to one or more other embodiments of the present disclosure; and -
FIG. 21 shows a cross-sectional view of a LED incorporated in the semiconductor structure ofFIG. 1-7 or 8-20 according to various embodiments of the present disclosure. - It is understood that the following disclosure provides many different embodiments, or examples, for implementing different features of various embodiments. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. The present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
-
FIGS. 1-7 show cross-sectional views of asemiconductor structure 100 having a light-emitting diode (LED) packaging substrate with a high reflective metal bonding at various fabrication stages. With reference toFIGS. 1 through 7 , thesemiconductor structure 100 and a method of making the same are collectively described. - Referring to
FIG. 1 , aLED packaging substrate 106 is provided for packaging a plurality of LED dies at wafer level. In the present embodiment, thepackaging substrate 106 includes asilicon substrate 108 such as a silicon wafer. - A plurality of thorough-silicon vias (TSVs) 109 are formed in the
silicon substrate 108. The TSVs 109 are openings defined in thesilicon substrate 108 and are designed for LED electrical routing in the packaging level. The TSVs 109 may be formed through thesilicon substrate 108 by laser drilling or by another procedure including lithography patterning and etching. - A
dielectric layer 110 is formed over both sides of thesilicon substrate 108 and over the sidewalls of theTSVs 109 for isolation and passivation. In various embodiments, thedielectric layer 110 includes a dielectric material, such as silicon oxide, silicon nitride, silicon carbide, diamond-like carbon (DLC), ultra-nanocrystalline Diamond (UNCD), or aluminum nitride (AlN). In another embodiment, thedielectric layer 110 is deposited in a chemical vapor deposition (CVD) process over thesilicon substrate 108. In yet another embodiment, thedielectric layer 110 includes silicon oxide formed by a thermal oxidation process. - Referring to
FIG. 2 , a barrier layer is formed over thedielectric layer 110. The barrier layer may include titanium (Ti) or titanium tungsten (TiW) and can be formed by a suitable process such as physical vapor deposition (PVD). Thedielectric layer 110 and the barrier layer are formed over the sidewall surfaces of the TSVs to prevent a metal layer from diffusing into thepackaging substrate 106. A seed metal layer such as copper (Cu) is also deposited over the barrier layer by a PVD process to serve as seed for subsequent plating. The barrier layer and the seed layer are formed on both sides of thesilicon substrate 108. The barrier layer and seed layer are collectively referred to as the barrier/seed layer 112 as illustrated inFIG. 2 . In the present embodiment, thedielectric layer 110 and the barrier/seed layer 112 includes a material stack of silicon oxide, titanium and copper. - Referring to
FIG. 3 , a patterned photo-resist layer 114 is formed over the barrier/seed layer 112 on both sides of thesilicon substrate 108. In the present embodiment, the patterned photo-resist layer uses a dry film resist (DFR) that is laminated over the barrier/seed layer, and then patterned in a lithography process to define various openings. Particularly, the dry film resist is laminated on both sides of thesilicon substrate 108. - A
metal layer 116 is formed on both sides of thesilicon substrate 108 and into theTSVs 109 to fill the TSVs, resulting in conductive TSV features. Those conductive TSV features are also simply referred to as TSVs without confusion. Those TSV features are conductive and are designed for electrical routing, and additionally for thermal dissipation. Themetal layer 116 includes copper or other suitable metal. In the present embodiment, a plating process is implemented to form themetal layer 116. Thus, themetal layer 116 is self-aligned to the barrier/seed layer 112. In one example, themetal layer 116 of copper is metal plated over the copper seed layer using processes such as an electrochemical plating process. - Still referring
FIG. 3 , a highlyreflective metal layer 118 is deposited only on one side of thesilicon substrate 108. LED dies are to be bonded on that side, so referred to as LED side. Another side of thesilicon substrate 108 is referred to as non-LED side or packaging side. The highlyreflective metal layer 118 have a high reflection to effectively reflect light emitted from the bonded LEDs for LED emission efficiency. In the present embodiment, the highlyreflective metal layer 118 includes aluminum (Al). Alternatively, the highlyreflective metal layer 118 includes other suitable metal such as silver (Ag). In one embodiment, the highlyreflective metal layer 118 is deposited by a process such as physical vapor deposition (PVD) rather than a metal plating process associated with conventional ceramic substrate. The highlyreflective metal layer 118 is also formed on the patterned photo-resist layer 114 on the LED side of thesilicon substrate 108. - Referring
FIG. 4 , the patterned photo-resist layer 114 is removed from both sides of thepackaging substrate 106, definingopenings 119 in themetal layer 116 on the packaging side and also definingother openings 119 in themetal layer 116 and the highlyreflective metal layer 118 on the LED side. The DFR of the patterned photo-resist layer 114 may be removed in a chemical process to expose the barrier/seed layer 112. The portion of the highlyreflective metal layer 118 over the patterned photo-resist layer 114 is lifted off during the removal of the patterned photo-resist layer 114, defining a plurality of highly reflective bonding pads (or bonding pads) on the LED sides of thesilicon substrate 108. In one embodiment, the highly reflective bonding pads may include a subset as LED bonding pads for LED bonding and another subset as wire bonding pads for LED wiring. - In contrast, the
metal layer 116 defines a plurality of metal pads on the packaging side of thesilicon substrate 108. In the present embodiment, the metal pads are copper pads for bonding thepackaging substrate 106 to a circuit board by a proper bonding method such as soldering. - Still referring to
FIG. 4 , an etching process is applied to remove the barrier/seed layer 112 within theopenings 119 from both sides of thesilicon substrate 108. The etching process may include wet etching and may include more than sub-steps with different etchants to effectively remove the barrier layer and the seed layer. By implementing the etching process, the highly reflective bonding pads on the LED side and the metal pads on the packaging side of thesilicon substrate 108 are electrically disconnected from the adjacent pads. Thus, thepackaging substrate 106 is prepared to LED packaging at wafer level. - Referring to
FIG. 5 , separated LED dies 120 are bonded to high reflective bonding pads on the LED side of thepackaging substrate 106 for wafer level packaging. The bonding pads may be standalone bonding pads or may connect to TSVs for electrical coupling and thermal dissipation. The highlyreflective metal layer 118 of the LED bonding pads reflects upward light emitted from the bonded LED dies 120. To facilitate bonding, bonding surface of the separated LED dies 120 may be deposited with the highly reflective metal before bonding to the LED bonding pads. - Each of the LED dies 120 includes a
LED 122 and acarrier substrate 124. TheLED 122 includes a n-type doped semiconductor layer and a p-type doped semiconductor layer configured as a PN junction designed to emit light during operation. In the present embodiment, theLED 122 further includes a multiple quantum well (MQW) sandwiched in the PN junction for tuned characteristic and enhanced performance. - Electrodes of the LED dies 120 can be designed and configured as vertical (two electrodes on both sides of the respective LED die), horizontal (or face-up, two electrodes on the same side of the respective LED die) or hybrid. In the present example, two LED dies 120 a and 120 b are provided for illustration purpose. The LED die 120 a is vertical and the LED die 120 b is horizontal.
- The LED die 120 a includes a
first electrode 128. Thecarrier substrate 124 includes heavily doped silicon for both electrical and thermal conduction. Thecarrier substrate 124 may further includes a first metal film on one side to be bonded with theLED 122 and a second metal film on another side to be bonded to the high reflective bonding pad of thepackaging substrate 106, collectively serving as a second electrode. In one example, the first electrode contacts the n-doped semiconductor layer of theLED 122 and the second electrode contacts the p-doped semiconductor layer of theLED 122. - The LED die 120 b includes a
first electrode 128 and asecond electrode 130. In one example, thefirst electrode 128 contacts the n-doped semiconductor layer of theLED 122 and the second electrode contacts the p-doped semiconductor layer of theLED 122. Thecarrier substrate 124 includes silicon or alternatively the growth substrate such as sapphire. - Referring to
FIG. 6 ,bonding wires 132 are formed between the LED dies 120 and the wire bonding pads on the LED side of thepackaging substrate 106. Particularly, for the LED die 120 a in the vertical configuration, one wire contacts therespective electrode 128 and the respective wire bonding pad. For the LED die 120 b in the horizontal configuration, one wire contacts theelectrode 128 and the corresponding wire bonding pad and another wire contacts theelectrode 130 and the corresponding LED bonding pad. - Referring to
FIG. 7 ,phosphor 134 is distributed around the LED dies 120 to change the wavelength of the emitted light. In one embodiment, the phosphor embedded in a coating material is formed on the top surface of the LED dies 120. Phosphor coating may be deposited using a mask or through screen printing to form a surface phosphor layer on the top surface of the LED dies 120. Alternatively, phosphor coating may be deposited through a spray process to form a conformal phosphor layer to cover the top surface and also the side walls of the LED dies 120 to a uniform thickness. - Still referring to
FIG. 7 , alens 136 is formed on the phosphor coating to further shape an emission pattern of the emitted light for enhanced light emission efficiency and directionality. In one embodiment, thelens 136 includes epoxy, silicone or other suitable material. Thelens 136 may be formed by placing a lens molding over the LED dies, injecting silicone into the lens molding, and curing the injected silicone. - The LED dies 120 along with the
packaging substrate 106 are diced into individual LED packages to complete the wafer level packaging process. The separated LED packages include individual LED dies 120 bonded with the dicedpackaging substrate 106. - In the
semiconductor structure 100, the LED bonding pad is used for bonding the LED die to the packaging substrate and is also used as a reflector layer to increase efficiency of light extraction from the LED die. In addition, the wire bonding pads are used to electrically connect the LED die to the packaging substrate, simplifying the fabrication of the packaging substrate. In addition to providing a packaging substrate for wafer level packaging, the silicon substrate is selected for its high thermal conductivity to provide improved thermal dissipation from the bonded LED dies. -
FIGS. 8-20 show cross-sectional views of asemiconductor structure 140 having a light-emitting diode (LED) packaging substrate with a high reflective metal layer at various fabrication stages constructed according to other embodiments of the present disclosure. With reference toFIGS. 8 through 20 , thesemiconductor structure 140 and a method of making the same are collectively described. - Referring to
FIG. 8 , aLED packaging substrate 106 is provided for packaging a plurality of LED emitter at wafer level. In the present embodiment, thepackaging substrate 106 includes asilicon substrate 108 such as a silicon wafer. - A plurality of trenches (or blind vias) 109 are formed in the
silicon substrate 108. Theblind vias 109 are not through openings and are designed for LED electrical routing in the packaging level after subsequent fabrication steps. The blind vias are formed on the packaging side (or non-LED side). Theblind vias 109 may further provide thermal conduction for dissipating heat generated from of the LED dies. The blind vias may be formed in thesilicon substrate 108 by laser drilling or by a procedure including lithography patterning and etching. - A
dielectric layer 110 is formed over the packaging side of thepackaging substrate 108 and over the sidewalls of theblind vias 109. In various embodiments, thedielectric layer 110 includes a dielectric material, such as silicon oxide, silicon nitride, silicon carbide, DLC, UNCD, or AN. In one embodiment, thedielectric layer 110 is deposited in a CVD process over thesilicon substrate 108. In another embodiment, thedielectric layer 110 includes silicon oxide formed by a thermal oxidation process. - Referring to
FIG. 9 , a barrier layer is formed over thedielectric layer 110. The barrier layer may include Ti, TiW or other suitable material and can be formed by a process such as PVD. Thedielectric layer 110 and the barrier layer are formed over the sidewall surfaces of theblind vias 109 to prevent a metal layer from diffusing into thesilicon substrate 108. A seed metal layer such as Cu is further deposited over the barrier layer by a PVD process to serve as seed for subsequent plating. The barrier layer and the seed layer are formed only on the packaging side of thesilicon substrate 108 and into theblind vias 109. The barrier layer and seed layer are collectively referred to as the barrier/seed layer 112 as illustrated inFIG. 9 . In the present embodiment, thedielectric layer 110 and the barrier/seed layer 102 includes a material stack of silicon oxide, titanium and copper. - Still referring to
FIG. 9 , a patterned photo-resistlayer 114 is formed over the barrier/seed layer 112 on the packaging side of thesilicon substrate 108. In the present embodiment, the patterned photo-resist layer uses a dry film resist that is laminated over the barrier/seed layer, and then patterned in a lithography process to define various openings. - Referring to
FIG. 10 , ametal layer 116 is formed on the packaging side of thesilicon substrate 108 and into theblind vias 109 to fill the blind vias. Themetal layer 116 includes copper or other suitable metal formed by metal plating. Thus, themetal layer 116 is self-aligned to the barrier/seed layer 112. In one example, themetal layer 116 is a copper layer that is metal plated over the copper seed layer using processes such as an electrochemical plating process. - Referring to
FIG. 11 , the patterned photo-resistlayer 114 is removed from the packaging side of thesilicon substrate 108, definingopenings 119 in themetal layer 116. The patterned photo-resistlayer 114 may be removed in a chemical process. The barrier/seed layer 112 within theopenings 119 is exposed. Themetal layer 116 defines a plurality of metal pads on the packaging side of thesilicon substrate 106. In the present embodiment, the metal pads are copper pads for bonding thepackaging substrate 106 to a circuit board by a proper bonding method such as soldering. - Referring to
FIG. 12 , an etching process is applied to remove the barrier/seed layer 112 exposed within theopenings 119 from the packaging side of thesilicon substrate 108. The etching process may include wet etching and may include more than sub-steps with different etchants to effectively remove the barrier layer and the seed layer. By implementing the etching process, the metal pads are electrically disconnected from the adjacent pads. - Still referring to
FIG. 12 , the LED side of thesilicon substrate 108 is thinned to reach themetal layer 116 of the blind vias. Thinning of thesilicon substrate 108 also removes the dielectric layer and the barrier/seed layer from the LED side of thesilicon substrate 108. Thesilicon substrate 106 may be thinned through processes such as grinding, lapping, or chemical mechanical polishing. - Referring to
FIG. 13 , adielectric layer 142 is deposited over the LED side of thesilicon substrate 108. Thedielectric layer 142 deposited over the LED side may be the same as thedielectric layer 110. Thedielectric layer 142 serves as an electrical isolation/passivation layer and may be deposited in a CVD process. Thedielectric layer 142 on the LED side connects withdielectric layer 110 to form an isolation layer surrounding thesilicon substrate 108. Note that thepackaging substrate 106 is flipped inFIG. 13 for proper illustration. - Still referring to
FIG. 13 , a patterned photo-resistlayer 144 is formed over thedielectric layer 142 on the LED side of thesilicon substrate 108. The patterned photo-resistlayer 144 definesopenings 145 aligned with the blind vias. The patterned photo-resistlayer 144 is similar to the patterned photo-resistlayer 114 in terms of composition and formation. - Referring to
FIG. 14 , thedielectric layer 142 exposed within the openings of the patterned photo-resistlayer 144 is removed from the LED side of thesilicon substrate 108. The exposed dielectric layer may be removed in an etching process using the patterned photo-resistlayer 144 as an etch mask. After the removal, thedielectric layer 142 exposes the metal layer of the blind vias. Thus, the blind vias are turned into TSVs (through silicon vias). - Referring to
FIG. 15 , the patterned photo-resistlayer 144 is removed. The formation of thedielectric layer 142 includes various processing steps fromFIGS. 13-15 , including deposition, lithography patterning and etching. Thedielectric layer 142 can be alternatively formed by another procedure. For example, if silicon oxide is used for thedielectric layer 142, a thermal oxidation process can be applied to thesilicon substrate 108 to form silicon oxide self-aligned to the silicon surface and exposing the blind vias. Thus lithography patterning and etching are eliminated. - Referring to
FIG. 16 , another patterned photo-resistlayer 146 is formed over thedielectric layer 142 on the LED side of thesilicon substrate 108. In the present embodiment, the patterned photo-resistlayer 146 is similar to the patterned photo-resistlayer 114 in terms of composition and formation. - Still referring to
FIG. 16 , a highlyreflective metal layer 118 is deposited only on the LED side of thepackaging substrate 106. In the present embodiment, the highlyreflective metal layer 118 includes Al, or alternatively other suitable metal such as Ag. In one embodiment, the highlyreflective metal layer 118 is deposited by a process such as PVD. - In the present embodiment, the highly
reflective metal layer 118 is deposited directly over thedielectric layer 142 on the LED side, eliminating the need for depositing a barrier/seed layer over thedielectric layer 142. Because there is no barrier/seed layer or metal layer to etch, etching undercuts to the highly reflective metal layer is avoided. The highlyreflective metal layer 118 is also deposited over themetal layer 116 in the TSVs and the patterned photo-resistlayer 146. - Referring
FIG. 17 , the patterned photo-resistlayer 146 is removed from thesilicon substrate 108, definingopenings 148 in the highlyreflective metal layer 118 on the LED side. The patterned photo-resistlayer 146 may be removed by wet etching. The portion of the highlyreflective metal layer 118 over the patterned photo-resistlayer 146 is lifted off during the removal of the patterned photo-resistlayer 146, defining a plurality of highly reflective bonding pads on the LED sides of thesilicon substrate 108. The highly reflective bonding pads may include a subset as LED bonding pads for LED bonding and another subset as wire bonding pads for LED wiring. - Referring to
FIG. 18 , separated LED dies 120 are bonded to the LED bonding pads on the LED side of thesilicon substrate 108 at wafer level. The highlyreflective metal layer 118 of the LED bonding pads reflect upward light emitted from the bonded LED dies 120. To facilitate bonding, bonding surface of the separated LED dies 120 may be deposited with the highly reflective metal before bonding to the LED bonding pads. - The LED dies 120 are similar to those LED dies 20 in
FIG. 5 . For example, each of the LED dies 120 includes aLED 122 and acarrier substrate 124. TheLED 122 includes a n-type doped semiconductor layer and a p-type doped semiconductor layer configured as a PN junction designed to emit light during operation. In the current embodiment, theLED 122 may further include a MQW sandwiched in the PN junction. - Electrodes of the LED dies 120 can be designed and configured as vertical, horizontal or hybrid. In the present example, two LED dies 120 a and 120 b are provided for illustration purpose. The LED die 120 a is vertical and the LED die 120 b is horizontal.
- The LED die 120 a includes a
first electrode 128. Thecarrier substrate 124 includes heavily doped silicon for both electrical and thermal conduction. Thecarrier substrate 124 may further includes a first metal film on one side to be bonded with theLED 122 and a second metal film on another side to be bonded to the high reflective bonding pad of thepackaging substrate 106, serving as a second electrode. In one example, the first electrode contacts the n-doped semiconductor layer of theLED 122 and the second electrode contacts the p-doped semiconductor layer of theLED 122. - The LED die 120 b includes a
first electrode 128 and asecond electrode 130. In one example, thefirst electrode 128 contacts the n-doped semiconductor layer of theLED 122 and the second electrode contacts the p-doped semiconductor layer of theLED 122. Thecarrier substrate 124 includes silicon or alternatively the growth substrate such as sapphire. - Subsequent packaging steps are similar to those illustrated through
FIGS. 6 and 7 . In the present embodiment, the subsequent packaging steps include wire bonding, forming phosphor and lens, and dicing as explained below. - Referring to
FIG. 19 ,bonding wires 132 are formed between the LED dies 120 and the wire bonding pads on the LED side of thepackaging substrate 106. Particularly, for the LED die 120 a in the vertical configuration, one wire contacts theelectrode 128 and the corresponding wire bonding pad. For the LED die 120 b in the horizontal configuration, one wire contacts theelectrode 128 and the respective wire bonding pad and another wire contacts theelectrode 130 and the respective LED bonding pad. - Referring to
FIG. 20 ,phosphor 134 is distributed around the LED dies 120 to change the wavelength of the emitted light. In one embodiment, the phosphor embedded in a coating material is formed on the top surface of the LED dies 120. Phosphor coating may be deposited using a mask or through screen printing or alternatively through a spray process. - Still referring to
FIG. 20 , alens 136 is formed on the phosphor coating. In one embodiment, thelens 136 includes epoxy, silicone or other suitable material. In one example, thelens 136 may be formed by placing a lens molding over the LED dies, injecting silicone into the lens molding, and curing the injected silicone. - The LED dies 120 along with the
packaging substrate 106 are diced into individual LED packages to complete the wafer level packaging process. The separated LED packages include individual LED dies 120 bonded with the dicedpackaging substrate 106. -
FIG. 21 illustrates a sectional view of theLED 122 according to various embodiments of the present disclosure. TheLED 122 can be incorporated in thesemiconductor structure LED 122 includes a p-type dopedsemiconductor layer 152 and a n-type dopedsemiconductor layer 154 configured as a PN junction designed to emit light during operation. In one embodiment, the p-type and n-type dopedsemiconductor layers - The
LED 122 further includes a multiple quantum well (MQW) 156 interposed between the n-type and p-type doped semiconductor layers for tuned LED characteristic and enhanced performance. The MQW 156 includes a stack of two alternatingsemiconductor material films semiconductor material films - Although, the semiconductor structure having LED dies packaged at wafer level and the method making the same are described according various embodiments of the present disclosure, other alternative, replacement or modification may present without departure from the spirit of the present disclosure. In one embodiment, bonding the LED dies to the packaging substrate also includes forming a thermal conductive path for transferring heat away from each of the separated LED dies. In yet another embodiment, the
packaging substrate 106 is removed before dicing the plurality of separated LED dies 120 into the plurality of LED packages. In yet another embodiment of the LED dies, the n-type doped layer and the p-type doped layer can be switched such that the top electrode contacts the p-type doped layer and the bottom electrode contacts the n-type doped layer. In yet another embodiment, the carrier substrate may be eliminated from the LED dies. In yet another embodiment, the LED dies packaging may not be limited to wire bonding. Although the wiring connection is used for electrical coupling from each LED die to the packaging substrate in the present embodiment, other electrical coupling technique, such as micro-interconnects described in the commonly assigned US application titled “MICRO-INTERCONNECTS FOR LIGHT EMITTING DIODES” (see Cross Reference), may be used with theLED packaging substrate 106 of thesemiconductor structure 100 or theLED packaging substrate 106 of thesemiconductor structure 140. - Thus, the present disclosure provides a method The method includes forming a plurality of through silicon vias (TSVs) on a silicon substrate; depositing a dielectric layer over a first side and a second side of the silicon substrate and over sidewall surfaces of the TSVs; forming a metal layer patterned over the dielectric layer on the first side and the second side of the silicon substrate and further filling the TSVs; and forming a plurality of highly reflective bonding pads over the metal layer on the second side of the silicon substrate for LED bonding and wire bonding.
- The present disclosure also provides another embodiment of a method for fabricating a LED packaging substrate. The method includes forming a plurality of blind vias on a first side of a silicon substrate; depositing a first dielectric layer over the first side of the silicon substrate and over sidewalls surfaces of the blind vias; depositing a metal layer over the first dielectric layer and into the blind vias to fill the blind vias; thinning a second side of the silicon substrate to expose the metal layer in the blind vias; forming a second dielectric layer over the second side of the silicon substrate and patterned to expose the metal layer in the blind vias; forming a patterned photo-resist layer over the second dielectric layer; forming a highly reflective metal layer over the second dielectric layer and over the exposed metal layer in the blind vias; and removing the patterned photo-resist layer to form a plurality of highly reflective bonding pads and a plurality of highly reflective wire bonding pads on the second side of the silicon substrate.
- The present disclosure also provides one embodiment of a LED packaging substrate. The LED packaging substrate includes a silicon substrate, wherein a first side and a second side of the silicon substrate is covered with a dielectric layer and wherein a plurality of highly reflective LED bonding pads and a plurality of highly reflective wire bonding pads are disposed on the dielectric layer on the second side of the silicon substrate; and a plurality of TSVs (through silicon vias) in the silicon substrate, wherein sidewall surfaces of the TSVs are covered with the dielectric layer, and wherein each of the TSVs connects with one of the highly reflective LED bonding pads or the highly reflective wire bonding pads on the second side of the silicon substrate and also connects with a metal pad on the first side of the silicon substrate.
- The foregoing has outlined features of several embodiments so that those skilled in the art may better understand the detailed description that follows. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/025,975 US8236584B1 (en) | 2011-02-11 | 2011-02-11 | Method of forming a light emitting diode emitter substrate with highly reflective metal bonding |
KR1020110072087A KR101251186B1 (en) | 2011-02-11 | 2011-07-20 | Light emitting diode emitter substrate with highly reflective metal bonding |
CN201110221680.6A CN102637784B (en) | 2011-02-11 | 2011-07-29 | LED encapsulation substrate and preparation method thereof |
US13/476,167 US9099632B2 (en) | 2011-01-13 | 2012-05-21 | Light emitting diode emitter substrate with highly reflective metal bonding |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/025,975 US8236584B1 (en) | 2011-02-11 | 2011-02-11 | Method of forming a light emitting diode emitter substrate with highly reflective metal bonding |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/476,167 Continuation US9099632B2 (en) | 2011-01-13 | 2012-05-21 | Light emitting diode emitter substrate with highly reflective metal bonding |
Publications (2)
Publication Number | Publication Date |
---|---|
US8236584B1 US8236584B1 (en) | 2012-08-07 |
US20120205694A1 true US20120205694A1 (en) | 2012-08-16 |
Family
ID=46583191
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/025,975 Active US8236584B1 (en) | 2011-01-13 | 2011-02-11 | Method of forming a light emitting diode emitter substrate with highly reflective metal bonding |
US13/476,167 Active 2031-03-14 US9099632B2 (en) | 2011-01-13 | 2012-05-21 | Light emitting diode emitter substrate with highly reflective metal bonding |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/476,167 Active 2031-03-14 US9099632B2 (en) | 2011-01-13 | 2012-05-21 | Light emitting diode emitter substrate with highly reflective metal bonding |
Country Status (3)
Country | Link |
---|---|
US (2) | US8236584B1 (en) |
KR (1) | KR101251186B1 (en) |
CN (1) | CN102637784B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120181568A1 (en) * | 2011-01-13 | 2012-07-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Micro-interconnects for light-emitting diodes |
US20140374786A1 (en) * | 2012-02-10 | 2014-12-25 | KONINKLIJKE PHILIPS N.V. a corporation | Moulded lens forming a chip scale led package and method of manufacturing the same |
US9705041B2 (en) | 2013-03-04 | 2017-07-11 | Samsung Electronics Co., Ltd | Light emitting device packages and methods of forming the same |
US9761516B1 (en) * | 2016-06-29 | 2017-09-12 | International Business Machines Corporation | Via and trench filling using injection molded soldering |
JP2018113293A (en) * | 2017-01-10 | 2018-07-19 | セイコーエプソン株式会社 | Light emitting device, biological information measuring device, and manufacturing method of light emitting device |
TWI812124B (en) * | 2022-03-28 | 2023-08-11 | 李銘洛 | Electronic module and carrier structure thereof and manufacturing method thereof |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101055081B1 (en) * | 2010-01-15 | 2011-08-08 | 엘지이노텍 주식회사 | Light emitting device, light emitting device manufacturing method and backlight unit |
US9024341B2 (en) | 2010-10-27 | 2015-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Refractive index tuning of wafer level package LEDs |
US8604491B2 (en) * | 2011-07-21 | 2013-12-10 | Tsmc Solid State Lighting Ltd. | Wafer level photonic device die structure and method of making the same |
US9117941B2 (en) * | 2011-09-02 | 2015-08-25 | King Dragon International Inc. | LED package and method of the same |
US20150001570A1 (en) * | 2011-09-02 | 2015-01-01 | King Dragon International Inc. | LED Package and Method of the Same |
DE102012109144A1 (en) * | 2012-09-27 | 2014-04-17 | Osram Opto Semiconductors Gmbh | Method of manufacturing optical components e.g. LEDs of component assembly, involves applying electromagnetic radiation to transparent or translucent molding compound on one side of component assembly |
KR101422547B1 (en) * | 2012-11-19 | 2014-07-24 | 박종익 | Method for forming electrode of light emitting diode package |
KR101988893B1 (en) * | 2012-12-12 | 2019-09-30 | 한국전자통신연구원 | Semiconductor device and a method of manufacturing the same |
US9159641B2 (en) * | 2013-03-15 | 2015-10-13 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | Nanocrystalline diamond three-dimensional films in patterned semiconductor substrates |
KR101427636B1 (en) * | 2013-04-10 | 2014-08-07 | 주식회사 아모센스 | Led substrate and method for manufacturing the same and led package comprising the same |
TWI513053B (en) * | 2013-10-01 | 2015-12-11 | Prolight Opto Technology Corp | Litht emitting diode package structure |
KR102116986B1 (en) | 2014-02-17 | 2020-05-29 | 삼성전자 주식회사 | LED package |
CN203707181U (en) * | 2014-02-21 | 2014-07-09 | 厦门市三安光电科技有限公司 | Light emitting diode packaging body |
JP6318004B2 (en) | 2014-05-27 | 2018-04-25 | ローム株式会社 | LED module, LED module mounting structure |
US11239377B2 (en) * | 2017-08-07 | 2022-02-01 | Rockley Photonics Limited | Optoelectronic module package |
US10700041B2 (en) * | 2018-09-21 | 2020-06-30 | Facebook Technologies, Llc | Stacking of three-dimensional circuits including through-silicon-vias |
IT201900006736A1 (en) * | 2019-05-10 | 2020-11-10 | Applied Materials Inc | PACKAGE MANUFACTURING PROCEDURES |
US11955416B2 (en) * | 2021-09-15 | 2024-04-09 | Macronix International Co., Ltd. | Semiconductor structure and method for manufacturing the same |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05211239A (en) | 1991-09-12 | 1993-08-20 | Texas Instr Inc <Ti> | Interconnection structure of integrated circuit and method for formation of it |
DE4314907C1 (en) | 1993-05-05 | 1994-08-25 | Siemens Ag | Method for producing semiconductor components making electrically conducting contact with one another vertically |
US5391917A (en) | 1993-05-10 | 1995-02-21 | International Business Machines Corporation | Multiprocessor module packaging |
EP2270845A3 (en) | 1996-10-29 | 2013-04-03 | Invensas Corporation | Integrated circuits and methods for their fabrication |
US6882030B2 (en) | 1996-10-29 | 2005-04-19 | Tru-Si Technologies, Inc. | Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate |
US6037822A (en) | 1997-09-30 | 2000-03-14 | Intel Corporation | Method and apparatus for distributing a clock on the silicon backside of an integrated circuit |
US5998292A (en) | 1997-11-12 | 1999-12-07 | International Business Machines Corporation | Method for making three dimensional circuit integration |
JP3532788B2 (en) | 1999-04-13 | 2004-05-31 | 唯知 須賀 | Semiconductor device and manufacturing method thereof |
US6322903B1 (en) | 1999-12-06 | 2001-11-27 | Tru-Si Technologies, Inc. | Package of integrated circuits and vertical integration |
WO2001084640A1 (en) * | 2000-04-26 | 2001-11-08 | Osram Opto Semiconductors Gmbh | Gan-based light-emitting-diode chip and a method for producing a luminescent diode component |
US6444576B1 (en) | 2000-06-16 | 2002-09-03 | Chartered Semiconductor Manufacturing, Ltd. | Three dimensional IC package module |
US6599778B2 (en) | 2001-12-19 | 2003-07-29 | International Business Machines Corporation | Chip and wafer integration process using vertical connections |
EP1472730A4 (en) | 2002-01-16 | 2010-04-14 | Mann Alfred E Found Scient Res | Space-saving packaging of electronic circuits |
US6762076B2 (en) | 2002-02-20 | 2004-07-13 | Intel Corporation | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices |
US6800930B2 (en) | 2002-07-31 | 2004-10-05 | Micron Technology, Inc. | Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies |
US6773938B2 (en) * | 2002-08-29 | 2004-08-10 | Micron Technology, Inc. | Probe card, e.g., for testing microelectronic components, and methods for making same |
US7030481B2 (en) | 2002-12-09 | 2006-04-18 | Internation Business Machines Corporation | High density chip carrier with integrated passive devices |
US6841883B1 (en) | 2003-03-31 | 2005-01-11 | Micron Technology, Inc. | Multi-dice chip scale semiconductor components and wafer level methods of fabrication |
US6924551B2 (en) | 2003-05-28 | 2005-08-02 | Intel Corporation | Through silicon via, folded flex microelectronic package |
US7111149B2 (en) | 2003-07-07 | 2006-09-19 | Intel Corporation | Method and apparatus for generating a device ID for stacked devices |
TWI251313B (en) | 2003-09-26 | 2006-03-11 | Seiko Epson Corp | Intermediate chip module, semiconductor device, circuit board, and electronic device |
US7335972B2 (en) | 2003-11-13 | 2008-02-26 | Sandia Corporation | Heterogeneously integrated microsystem-on-a-chip |
US7060601B2 (en) | 2003-12-17 | 2006-06-13 | Tru-Si Technologies, Inc. | Packaging substrates for integrated circuits and soldering methods |
US7049170B2 (en) | 2003-12-17 | 2006-05-23 | Tru-Si Technologies, Inc. | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
JP4467318B2 (en) | 2004-01-28 | 2010-05-26 | Necエレクトロニクス株式会社 | Semiconductor device, chip alignment method for multi-chip semiconductor device, and method for manufacturing chip for multi-chip semiconductor device |
US7300857B2 (en) * | 2004-09-02 | 2007-11-27 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US7262495B2 (en) | 2004-10-07 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | 3D interconnect with protruding contacts |
US7297574B2 (en) | 2005-06-17 | 2007-11-20 | Infineon Technologies Ag | Multi-chip device and method for producing a multi-chip device |
KR100631993B1 (en) * | 2005-07-20 | 2006-10-09 | 삼성전기주식회사 | Led package and fabricating method thereof |
US7719099B2 (en) * | 2005-10-21 | 2010-05-18 | Advanced Optoelectronic Technology Inc. | Package structure for solid-state lighting devices and method of fabricating the same |
TWI302758B (en) * | 2006-04-21 | 2008-11-01 | Silicon Base Dev Inc | Package base structure of photo diode and manufacturing method of the same |
KR100854328B1 (en) | 2006-07-07 | 2008-08-28 | 엘지전자 주식회사 | LED package and method for making the same |
KR100764450B1 (en) * | 2006-11-15 | 2007-10-05 | 삼성전기주식회사 | Flip chip type nitride semiconductor light emitting diode |
KR100845855B1 (en) * | 2006-12-07 | 2008-07-14 | 엘지전자 주식회사 | LED package and method for making the same |
KR100850212B1 (en) * | 2007-04-20 | 2008-08-04 | 삼성전자주식회사 | Method for a semiconductor device manufacturing having an even coating thickness in electroless plating |
KR20090077567A (en) * | 2008-01-11 | 2009-07-15 | 엘지전자 주식회사 | Light emitting diode package |
JP2009238957A (en) | 2008-03-26 | 2009-10-15 | Panasonic Electric Works Co Ltd | Via forming method on board |
US8058669B2 (en) | 2008-08-28 | 2011-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Light-emitting diode integration scheme |
KR20100094246A (en) * | 2009-02-18 | 2010-08-26 | 엘지이노텍 주식회사 | Light emitting device package and method for fabricating the same |
TWI517445B (en) * | 2010-02-12 | 2016-01-11 | 精材科技股份有限公司 | Light-emitting diode package, high-reflection submount for light-emitting diode packaging and fabrication method thereof |
US8507940B2 (en) * | 2010-04-05 | 2013-08-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Heat dissipation by through silicon plugs |
-
2011
- 2011-02-11 US US13/025,975 patent/US8236584B1/en active Active
- 2011-07-20 KR KR1020110072087A patent/KR101251186B1/en active IP Right Grant
- 2011-07-29 CN CN201110221680.6A patent/CN102637784B/en active Active
-
2012
- 2012-05-21 US US13/476,167 patent/US9099632B2/en active Active
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120181568A1 (en) * | 2011-01-13 | 2012-07-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Micro-interconnects for light-emitting diodes |
US8653542B2 (en) * | 2011-01-13 | 2014-02-18 | Tsmc Solid State Lighting Ltd. | Micro-interconnects for light-emitting diodes |
US20140374786A1 (en) * | 2012-02-10 | 2014-12-25 | KONINKLIJKE PHILIPS N.V. a corporation | Moulded lens forming a chip scale led package and method of manufacturing the same |
US9368702B2 (en) * | 2012-02-10 | 2016-06-14 | Koninklijke Philips N.V. | Molded lens forming a chip scale LED package and method of manufacturing the same |
RU2617880C2 (en) * | 2012-02-10 | 2017-04-28 | Конинклейке Филипс Н.В. | Moulded lens forming led-module of integrated circuit scale and manufacturing method thereof |
US9705041B2 (en) | 2013-03-04 | 2017-07-11 | Samsung Electronics Co., Ltd | Light emitting device packages and methods of forming the same |
US9761516B1 (en) * | 2016-06-29 | 2017-09-12 | International Business Machines Corporation | Via and trench filling using injection molded soldering |
US20180005932A1 (en) * | 2016-06-29 | 2018-01-04 | International Business Machines Corporation | Via and trench filling using injection molded soldering |
US10130302B2 (en) | 2016-06-29 | 2018-11-20 | International Business Machines Corporation | Via and trench filling using injection molded soldering |
US10258279B2 (en) | 2016-06-29 | 2019-04-16 | International Business Machines Corporation | Via and trench filling using injection molded soldering |
US10383572B2 (en) * | 2016-06-29 | 2019-08-20 | International Business Machines Corporation | Via and trench filling using injection molded soldering |
JP2018113293A (en) * | 2017-01-10 | 2018-07-19 | セイコーエプソン株式会社 | Light emitting device, biological information measuring device, and manufacturing method of light emitting device |
TWI812124B (en) * | 2022-03-28 | 2023-08-11 | 李銘洛 | Electronic module and carrier structure thereof and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
KR20120092489A (en) | 2012-08-21 |
US8236584B1 (en) | 2012-08-07 |
US20120228650A1 (en) | 2012-09-13 |
CN102637784A (en) | 2012-08-15 |
KR101251186B1 (en) | 2013-04-08 |
US9099632B2 (en) | 2015-08-04 |
CN102637784B (en) | 2015-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8236584B1 (en) | Method of forming a light emitting diode emitter substrate with highly reflective metal bonding | |
US8653542B2 (en) | Micro-interconnects for light-emitting diodes | |
US9502627B2 (en) | Wafer level photonic devices dies structure and method of making the same | |
US8598617B2 (en) | Methods of fabricating light emitting diode packages | |
US9620681B2 (en) | Semiconductor device and method of manufacturing the same | |
TWI612696B (en) | Light emitting diode (led) structure and method for forming a flip chip led structure | |
US10170675B2 (en) | P—N separation metal fill for flip chip LEDs | |
KR101811673B1 (en) | Method of forming a dielectric layer on a semiconductor light emitting device | |
JP6470677B2 (en) | Encapsulated semiconductor light emitting device | |
US8598611B2 (en) | Vertical solid-state transducers and solid-state transducer arrays having backside terminals and associated systems and methods | |
TW201318236A (en) | GaN LEDs with improved area and method for making the same | |
US8519409B2 (en) | Light emitting diode components integrated with thermoelectric devices | |
KR20110135103A (en) | Semiconductor light emitting device and method of manufacturing the same | |
KR20110101425A (en) | Light emitting device, method for fabricating the light emitting device and light emitting device package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHERN, CHYI SHYUAN;FU, WEN-CHIEN;HSIA, HSING-KUO;AND OTHERS;REEL/FRAME:025798/0812 Effective date: 20110208 |
|
AS | Assignment |
Owner name: TSMC SOLID STATE LIGHTING LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.;REEL/FRAME:027900/0139 Effective date: 20120301 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: EPISTAR CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LTD., CHIP STAR;REEL/FRAME:037219/0936 Effective date: 20150715 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CHIP STAR LTD., TAIWAN Free format text: CHANGE OF NAME;ASSIGNOR:TSMC SOLID STATE LIGHTING LTD.;REEL/FRAME:037805/0790 Effective date: 20150402 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |