US20070139029A1 - Robust start-up circuit and method for on-chip self-biased voltage and/or current reference - Google Patents
Robust start-up circuit and method for on-chip self-biased voltage and/or current reference Download PDFInfo
- Publication number
- US20070139029A1 US20070139029A1 US11/509,864 US50986406A US2007139029A1 US 20070139029 A1 US20070139029 A1 US 20070139029A1 US 50986406 A US50986406 A US 50986406A US 2007139029 A1 US2007139029 A1 US 2007139029A1
- Authority
- US
- United States
- Prior art keywords
- node
- circuit
- potential
- current path
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/468—Regulating voltage or current wherein the variable actually regulated by the final control device is dc characterised by reference voltage circuitry, e.g. soft start, remote shutdown
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S323/00—Electricity: power supply or regulation systems
- Y10S323/901—Starting circuits
Definitions
- the present invention relates generally to integrated circuit devices that include self-biased voltage or current reference circuits, and more particularly to start-up circuits for such reference circuits having active and inactive modes of operation.
- a reference circuit can provide a current and/or voltage at a generally known value.
- Reference circuits can have numerous applications, including but not limited to establishing a reference voltage to detect input signal levels, establishing a lower supply voltage to some section of a larger integrated circuit (e.g., memory cell array), establishing a reference voltage/current to determine the logic value stored in a memory cell, establishing a threshold voltage for some other function.
- Reference circuits can be non-biased or self-biased.
- Non-biased reference circuits can rely on discrete voltage drop devices to arrive at a reference level.
- a non-biased reference circuit can include resistor-diode (or diode connected transistor) arranged in series between a high supply voltage and a low supply voltage.
- resistor-diode or diode connected transistor
- a drawback to such approaches can be that a current drawn can be proportional to supply voltage.
- ICC device current
- Self-biased reference circuits can rely on transistor biasing to provide a reference current that is less variable in response to changes in power supply voltage.
- Self-biased reference circuits almost always operate in conjunction with a start-up circuit.
- a start-up circuit can help establish potentials at particular nodes in a power up (or similar operation) in order to ensure that the reference circuit is operating properly.
- a drawback to conventional self-biased circuits can be that start-up current paths are never shut-off. Thus, such start-up circuits will continue to draw current irrespective of operational mode. This forces the startup current to be relatively low in order to consume low power and hence limits the speed of a start-up operation.
- Reference circuits can also be passive or active.
- a passive reference circuit can remain in the same state regardless of the integrated circuit device mode.
- a passive reference circuit can provide a same reference current while power is applied to the corresponding integrated circuit.
- Such an arrangement can be undesirable in low power devices or require relatively large amounts of device area.
- a reference current magnitude can be reduced by employing large resistors, such large resistors can consume a large amount of area and require additional circuitry to generate a larger, more usable current magnitude (i.e., current multipliers).
- An active reference circuit can be placed in an enabled mode, in which the reference circuit can provide a reference value at a more practical level (i.e., a reference current that does not require undue multiplication to arrive at a usable level). However, in a disable mode, the reference circuit can be placed into a state that draws essentially no current. Such an arrangement can help reduce current by placing the reference circuit in the disabled mode when not in use.
- the conventional example represents a “DC” startup circuit that can place a reference circuit in an inactive or active mode based on the logic state of a mode signal (in this case a chip enable signal) and a reference potential.
- a mode signal in this case a chip enable signal
- FIG. 5 shows a conventional reference circuit designated by the general reference character 500 .
- a reference circuit 500 can include an active bias reference stage 502 and a start-up circuit 504 .
- Reference stage 502 can operate in an enabled mode or disabled mode. In an enabled mode, reference stage 502 can draw a current I REF and I MIRR . Such currents can provide a reference value for an integrated circuit either directly or indirectly (e.g., via further current mirroring).
- disable device N 53 can be turned on, pulling Node 2 to a low supply voltage VGND, turning off n-channel devices (N 51 and N 52 ), and thus stopping the generation of currents I REF and I MIRR .
- a start-up circuit 504 can include a sensing leg 506 , a pull-up leg 508 and a pull-down leg 510 .
- a sensing leg 506 can determine when a reference stage 502 has achieved a start-up state. Once such a determination has been made, a sensing leg 506 can disable the pull-up leg 508 and pull-down leg 510 .
- a chip enable (CE) signal can be at an inactive level (low).
- signals CEB/CEB 2 can be high, while signal CE 2 can be low.
- disable device N 53 can pull Node 2 to a ground, disabling current mirror N 51 /N 52 , and thus preventing current from being drawn by reference stage 502 .
- device P 53 can be turned off by signal CEB 2 , disabling the pull-up path.
- pull-down stage 510 device N 56 can be turned off by signal CE 2 , disabling the pull-down path.
- sensing leg 506 with Node 2 pulled low, device N 59 can be turned off, disabling the sensing leg 506 .
- a device can enter a start-up state by the CE signal transitioning from the inactive level (low) to an active level (high). Signals CEB/CEB 2 will transition from high to low, while signal CE 2 can transition from low to high.
- device N 53 can be turned off, enabling current mirror N 51 /N 52 .
- device P 53 can be turned on by signal CEB 2 , enabling the pull-up path through device N 54 .
- pull-down stage 510 device N 56 can be turned on by signal CE 2 , enabling the pull-down path through device N 57 .
- Node 1 can begin to discharge, while Node 2 can begin to charge.
- device N 58 can receive a voltage Vlimit at its gate. This can limit the pull-up potential at the source of device N 58 . Further, device P 54 can receive the potential at Node 2 at its gate. As a result, an intermediate voltage Vctrl can be generated at Node 3 .
- the potential at Node 2 can continue to rise eventually turning on N 59 and turning off P 54 .
- Vctrl will be switched to VGND eventually, due to the potential Vctrl applied to the gate of device N 54 , pull-up leg 508 can be disabled, and the pull-up operation at Node 2 can cease.
- the potential at Node 1 can continue to fall.
- the pull-down operation at Node 1 can cease.
- the reference stage 502 is operating in a nominal fashion, having switched from a disabled mode to an enabled mode.
- the operation of the circuit can depend on the control bias voltages Vlimit to work properly.
- Second, such a circuit may have a minimum CE signal disable time. More particularly, when the CE (and CEB) signal goes to a disabled level, it may take some time for Vctrl to reach the Vlimit level. This time period can be considered a “minimum disable time”. If the CE (and CEB) signal goes to an enabled level before such a “minimum disable time”, the circuit may fail to properly initialize Node 1 and Node 2 , and the reference stage 502 will fail to operate properly.
- FIG. 1 is a block schematic diagram of a circuit according to a first embodiment of the present invention.
- FIG. 2A is a block schematic diagram showing the generation of a pulse signal according to an embodiment.
- FIG. 2B is a schematic diagram showing the generation of a pulse signal according to another embodiment.
- FIG. 3 is a schematic diagram of a circuit according to a second embodiment of the present invention.
- FIG. 4 is a block schematic diagram of a third embodiment of the present invention.
- FIG. 5 is a block schematic diagram showing a conventional start-up and reference circuit.
- a circuit according to a first embodiment is set forth in FIG. 1 , and designated by the general reference character 100 .
- a circuit 100 comprises or forms part of an integrated circuit device having active circuit elements formed in the same substrate.
- a circuit may preferably work in tandem with a “DC” type startup circuit.
- a DC type startup circuit can be that shown as 506 , 508 and 510 in FIG. 5 .
- a circuit 100 can include a reference circuit 102 and a start-up circuit 104 .
- a reference circuit 102 can include a first section 106 that includes a first node (Node 1 ) and a second section 108 and a second node (Node 2 ).
- Reference circuit 102 can be placed in either an enabled state or a disabled state according to a potential applied at Node 1 and Node 2 . In an enabled state, reference circuit 102 can provide reference values for use by other circuits. In the very particular example of FIG. 1 , when active, a reference circuit 102 can provide a reference current I REF and corresponding mirror current I MIRR . When disabled, little or essentially no current can be drawn by reference circuit 102 .
- a start-up circuit 104 can provide potentials to Node 1 and Node 2 that can result in reference circuit 102 being disabled in an inactive mode and enabled in an active mode.
- a start-up circuit 104 can include a pull-down path 110 and a pull-up path 112 .
- a pull-down path 110 can be situated between Node 1 and a low potential V LOW .
- a pull-up path 112 can be situated between Node 2 and a high potential V HI .
- a start-up circuit 104 can be activated according to a pulse signal generated when the circuit transitions from an inactive mode to an active mode.
- a pulse signal generated when the circuit transitions from an inactive mode to an active mode.
- a signal includes a chip enable pulse signal (CE_Pulse) that can be generated in response to a chip enable signal (CE) signal transitioning from an inactive level to an active level.
- CE_Pulse chip enable pulse signal
- a pull-down path 110 can include a first pulsed gate circuit 110 - 0 that can enable a discharge path in response to the CE_Pulse signal.
- Node 1 can be rapidly pulled toward an enable level upon start-up, to place reference circuit 102 in an active mode at a relatively fast speed, as compared to conventional approaches.
- a pull-up path 112 can include a second pulsed gate circuit 112 - 0 that can enable a charge path in response to the CE_Pulse signal.
- Node 2 can also be rapidly pulled toward an enable level upon start-up, to place reference circuit 102 in an active mode at a relatively fast speed.
- a pull-up path 112 can also include a voltage limit circuit 112 - 1 that can limit the level to which Node 2 can rise, thus ensuring Node 2 does rise to an overly high level.
- a start-up circuit 104 can place a reference circuit 102 into an enabled state at a relatively fast speed.
- Such an arrangement can result in a circuit 100 that does not suffer from a “minimum disable time”, like the conventional arrangement of FIG. 5 .
- a corresponding DC startup circuit (not shown) can provide a startup and regulation response for the reference circuit 102 , as well.
- a pulse generating circuit 200 can generate a pulse CE_Pulse in response to a chip enable (CE) signal. More particularly, a pulse CE_Pulse can rise to an active level for a predetermined amount of time in response to the CE signal transitioning from an inactive level to an active level.
- CE chip enable
- FIG. 2B shows one very particular example of a pulse generating circuit 250 that can generate a pulse in response to a CE signal transitioning from a low level to a high level.
- pulse generating circuit 250 can include an AND gate 252 and inverting delay circuit 254 .
- a chip enable signal CE can be applied to a first input of AND gate 252 and to an input of delay circuit 254 .
- An output of delay circuit 254 can be applied to a second input of AND gate 252 .
- a resulting pulse duration can be 5-10 ns established according to delay circuit 254 .
- a circuit according to a second embodiment is set forth in FIG. 3 , and designated by the general reference character 300 .
- a circuit 300 comprises or forms part of an integrated circuit device having active circuit elements formed in the same substrate.
- a circuit 300 may preferably work in tandem with a DC type startup circuit.
- a circuit 300 can include a reference circuit 302 and a start-up circuit 304 .
- a reference circuit 302 can include a first section 306 and a second section 308 .
- a first section 306 can include a current mirror formed by two p-channel insulated gate field effect transistors (e.g., MOSFETs) P 30 and P 31 , as well as a node (Node 1 ).
- Transistors P 30 and P 31 can have sources commonly connected to a high power supply node 303 and gates commonly connected to Node 1 . Operation of the current mirror can be controlled according to biasing at Node 1 .
- current mirror P 30 /P 31 can be disabled by pulling Node 1 to a high supply (V HI ) voltage level, and then enabled by pulling Node 1 to a lower voltage.
- V HI high supply
- reference circuit 302 can draw essentially no current.
- a second section 308 can include n-channel transistors N 30 , N 31 and N 32 , resistor R 1 , and a node Node 2 .
- Transistors N 30 and N 31 can form a current mirror that can be enabled and disabled according to a potential at Node 2 .
- Transistors N 30 and N 31 can have sources commonly connected to a low power supply node 305 and gates commonly connected to Node 2 . In such an arrangement, current mirror N 30 /N 31 can be disabled by pulling Node 2 to a voltage level VGND, and then enabled by pulling Node 2 to a higher voltage.
- Transistor N 32 can provide such a disabling function.
- Transistor N 32 can have a source-drain path connected between Node 2 and a low power supply node 305 , and a gate that receives chip enable signal CEB. Thus, when signal CEB is high, transistor N 32 can connect Node 2 to a low power supply voltage VGND. Resistor R 1 can limit the amount of current drawn (I REF and I MIRR ) by reference circuit 302 when in the active state and/or establish a desired biasing level for the reference circuit 302 .
- a start-up circuit 304 can include a pull-down path 310 and a pull-up path 312 .
- a pull-down path 310 can include n-channel transistors N 33 , N 34 , and p-channel transistor P 32 .
- Transistor P 32 can have a source connected to high power supply node 303 .
- Transistor N 34 can have a drain connected to the drain of transistor P 32 .
- Transistor N 33 can have a drain connected to the source of transistor N 34 and a source connected to a low power supply node 305 .
- a Node 1 can be connected at the drain-drain connection between transistors N 34 and P 32 .
- Transistor N 33 can be a pulse enabled transistor, transistor N 34 can be enabled in response to a buffered chip enable signal CE_BUF, and transistor P 32 can be enabled in response to a chip enable signal CE.
- signals CE and CE_BUF can be low. Consequently, transistor N 34 can be turned off, while transistor P 32 is turned on. As a result, Node 1 can be isolated from a low potential VGND, and pulled to a high potential V HI . This can rapidly turn off current mirror P 30 /P 31 in reference circuit 302 , thus helping to place the entire circuit 300 in the disabled mode, and prevent an undesirably long “minimum disable time”.
- signals CE and CE_BUF can be high. Consequently, transistor N 34 can be turned on, while transistor P 32 is turned off. As a result, Node 1 can be isolated from the high potential V HI . Further, when transistor N 33 is turned on by pulse signal CE_Pulse, Node 1 can be temporarily connected to a low potential VGND, thus rapidly enabling current mirror P 30 /P 31 .
- a start-up circuit 304 can include a pull-down path 310 that can rapidly enable one or more sections within a reference circuit in response to a signal pulse. This is in contrast to the gradual DC operation described in the conventional example of FIG. 5 .
- a pull-up path 312 can include n-channel transistors N 35 , N 36 and p-channel transistor P 33 .
- Transistor P 33 can have a source connected to high power supply node 303 .
- Transistor N 36 can have a drain connected to the drain of transistor P 33 .
- Transistor N 35 can have a drain connected to the source of transistor N 36 .
- Node 2 can be connected at the source of transistor N 35 .
- Transistor N 35 can be a pulse enabled transistor, transistor N 36 can receive a limiting voltage Vlimit, and transistor P 32 can be enabled in response to an inverse chip enable signal CEB.
- signals CEB can be high. Consequently, transistor P 33 can be turned off. As a result, Node 2 can be isolated from high potential V HI . Further, as noted before, transistor N 32 within reference circuit can pull Node 2 to low potential VGND. This can rapidly turn off current mirror N 30 /N 31 in reference circuit 302 , thus helping to place the entire circuit 100 in the disabled mode, and also prevent an undesirably long “minimum disable time”.
- signal CEB can be low. Consequently, transistor P 33 can be turned on.
- transistor N 35 is turned on by CE_Pulse, Node 2 can be temporarily connected to a high potential V HI , via transistors N 36 and P 33 , thus rapidly enabling current mirror N 30 /N 31 .
- Potential Vlimit at the gate of N 36 can provide a limit to how high Node 2 can rise.
- a start-up circuit 304 can also include a pull-up path 312 that can rapidly enable one or more sections within a reference circuit in response to a signal pulse.
- a pulse enabled approach such as that shown in the above disclosed embodiments, can be combined with conventional “DC” approaches like those shown in FIG. 5 .
- One such arrangement is shown in FIG. 4 .
- FIG. 4 shows a start-up circuit 400 that includes both pulse enable and DC enable approaches.
- start-up circuit 400 includes a DC sense circuit 402 , a DC pull-up path 404 , and a DC pull-down path 406 .
- Such circuit sections can be conventional start-up circuits.
- DC sense circuit 402 , DC pull-up path 404 , and DC pull-down path 406 can operate in the same general fashion or be essentially the same as sensing leg 506 , a pull-up leg 508 , and a pull-down leg 510 , respectively, of FIG. 5 .
- a start-up circuit 400 can include a pulsed pull-up path 408 and pulsed pull-down path 410 .
- a pulsed pull-up path 408 can operate in the same general fashion or be essentially the same as pull-up path 112 of FIG. 1 and/or 312 of FIG. 3 .
- pulsed pull-down path 410 can operate in the same general fashion or be essentially the same as pull-down path 110 of FIG. 1 and/or 310 of FIG. 3 .
- pulsed pull-up and pulsed pull-down paths can rapidly place Node 1 and Node 2 to an enable potential, and then turn off, once the activating pulse has fallen.
- DC pull-up and pull-down paths can continue to operate in the manner described in conjunction with FIG. 5 , to maintain Node 1 and Node 2 in a desired operating range. If only pulsed startup is used, startup phenomenon is one-time event in a CE disable to enable cycle. But, a DC startup, like that shown in FIG.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Control Of Electrical Variables (AREA)
Abstract
Description
- This application claims the benefit of U.S. provisional patent application Ser. No. 60/726,101, filed Oct. 11, 2005, the contents of which are incorporated by reference herein.
- The present invention relates generally to integrated circuit devices that include self-biased voltage or current reference circuits, and more particularly to start-up circuits for such reference circuits having active and inactive modes of operation.
- In many integrated circuit designs it can be desirable to provide a reference circuit. A reference circuit can provide a current and/or voltage at a generally known value. Reference circuits can have numerous applications, including but not limited to establishing a reference voltage to detect input signal levels, establishing a lower supply voltage to some section of a larger integrated circuit (e.g., memory cell array), establishing a reference voltage/current to determine the logic value stored in a memory cell, establishing a threshold voltage for some other function.
- Reference circuits can be non-biased or self-biased. Non-biased reference circuits can rely on discrete voltage drop devices to arrive at a reference level. For example, a non-biased reference circuit can include resistor-diode (or diode connected transistor) arranged in series between a high supply voltage and a low supply voltage. A drawback to such approaches can be that a current drawn can be proportional to supply voltage. Thus, a higher supply voltage can result in a higher device current (ICC). This can be undesirable for low power applications.
- Self-biased reference circuits can rely on transistor biasing to provide a reference current that is less variable in response to changes in power supply voltage. Self-biased reference circuits almost always operate in conjunction with a start-up circuit. A start-up circuit can help establish potentials at particular nodes in a power up (or similar operation) in order to ensure that the reference circuit is operating properly. A drawback to conventional self-biased circuits can be that start-up current paths are never shut-off. Thus, such start-up circuits will continue to draw current irrespective of operational mode. This forces the startup current to be relatively low in order to consume low power and hence limits the speed of a start-up operation.
- Reference circuits can also be passive or active. A passive reference circuit can remain in the same state regardless of the integrated circuit device mode. Thus, a passive reference circuit can provide a same reference current while power is applied to the corresponding integrated circuit. Such an arrangement can be undesirable in low power devices or require relatively large amounts of device area. For example, while a reference current magnitude can be reduced by employing large resistors, such large resistors can consume a large amount of area and require additional circuitry to generate a larger, more usable current magnitude (i.e., current multipliers).
- An active reference circuit can be placed in an enabled mode, in which the reference circuit can provide a reference value at a more practical level (i.e., a reference current that does not require undue multiplication to arrive at a usable level). However, in a disable mode, the reference circuit can be placed into a state that draws essentially no current. Such an arrangement can help reduce current by placing the reference circuit in the disabled mode when not in use.
- To better understand various features of the present invention, a conventional reference circuit with corresponding start-up circuitry will now be described. The conventional example represents a “DC” startup circuit that can place a reference circuit in an inactive or active mode based on the logic state of a mode signal (in this case a chip enable signal) and a reference potential.
-
FIG. 5 shows a conventional reference circuit designated by thegeneral reference character 500. Areference circuit 500 can include an activebias reference stage 502 and a start-up circuit 504.Reference stage 502 can operate in an enabled mode or disabled mode. In an enabled mode,reference stage 502 can draw a current IREF and IMIRR. Such currents can provide a reference value for an integrated circuit either directly or indirectly (e.g., via further current mirroring). In a disabled mode, disable device N53 can be turned on, pulling Node2 to a low supply voltage VGND, turning off n-channel devices (N51 and N52), and thus stopping the generation of currents IREF and IMIRR. - A start-
up circuit 504 can include asensing leg 506, a pull-up leg 508 and a pull-down leg 510. Asensing leg 506 can determine when areference stage 502 has achieved a start-up state. Once such a determination has been made, asensing leg 506 can disable the pull-upleg 508 and pull-downleg 510. - In more detail, initially, a chip enable (CE) signal can be at an inactive level (low). In such a condition, signals CEB/CEB2 can be high, while signal CE2 can be low. As noted above, within
reference stage 502 disable device N53 can pull Node2 to a ground, disabling current mirror N51/N52, and thus preventing current from being drawn byreference stage 502. Within pull-upstage 508, device P53 can be turned off by signal CEB2, disabling the pull-up path. Similarly, within pull-downstage 510, device N56 can be turned off by signal CE2, disabling the pull-down path. Within sensingleg 506, with Node2 pulled low, device N59 can be turned off, disabling thesensing leg 506. - A device can enter a start-up state by the CE signal transitioning from the inactive level (low) to an active level (high). Signals CEB/CEB2 will transition from high to low, while signal CE2 can transition from low to high. Within
reference stage 502, device N53 can be turned off, enabling current mirror N51/N52. Within pull-upstage 508, device P53 can be turned on by signal CEB2, enabling the pull-up path through device N54. Within pull-downstage 510, device N56 can be turned on by signal CE2, enabling the pull-down path through device N57. Thus, Node1 can begin to discharge, while Node2 can begin to charge. - Within sensing
leg 506, device N58 can receive a voltage Vlimit at its gate. This can limit the pull-up potential at the source of device N58. Further, device P54 can receive the potential at Node2 at its gate. As a result, an intermediate voltage Vctrl can be generated at Node3. - As the start-up operation proceeds, the potential at Node2 can continue to rise eventually turning on N59 and turning off P54. Thus Vctrl will be switched to VGND eventually, due to the potential Vctrl applied to the gate of device N54, pull-up
leg 508 can be disabled, and the pull-up operation at Node2 can cease. Similarly, as the start-up operation proceeds, the potential at Node1 can continue to fall. Eventually, due to the potential Vctrl applied to the gate of device N57 and Vlimit applied to the gate of NV55, the pull-down operation at Node1 can cease. Ideally, thereference stage 502 is operating in a nominal fashion, having switched from a disabled mode to an enabled mode. - While a conventional arrangement like that of
FIG. 5 can provide a start-up circuit that can be disabled, such a circuit can have some drawbacks. First, the operation of the circuit can depend on the control bias voltages Vlimit to work properly. Second, such a circuit may have a minimum CE signal disable time. More particularly, when the CE (and CEB) signal goes to a disabled level, it may take some time for Vctrl to reach the Vlimit level. This time period can be considered a “minimum disable time”. If the CE (and CEB) signal goes to an enabled level before such a “minimum disable time”, the circuit may fail to properly initialize Node1 and Node2, and thereference stage 502 will fail to operate properly. -
FIG. 1 is a block schematic diagram of a circuit according to a first embodiment of the present invention. -
FIG. 2A is a block schematic diagram showing the generation of a pulse signal according to an embodiment.FIG. 2B is a schematic diagram showing the generation of a pulse signal according to another embodiment. -
FIG. 3 is a schematic diagram of a circuit according to a second embodiment of the present invention. -
FIG. 4 is a block schematic diagram of a third embodiment of the present invention. -
FIG. 5 is a block schematic diagram showing a conventional start-up and reference circuit. - Various embodiments of the present invention will now be described in detail with reference to a number of drawings. The embodiments show circuits and methods that can enable and disable a reference circuit on start-up and related operations. Further, such embodiments can essentially eliminate a minimum disable time as compared to conventional approaches.
- A circuit according to a first embodiment is set forth in
FIG. 1 , and designated by thegeneral reference character 100. Preferably, acircuit 100 comprises or forms part of an integrated circuit device having active circuit elements formed in the same substrate. Further, a circuit may preferably work in tandem with a “DC” type startup circuit. One example of such a DC type startup circuit can be that shown as 506, 508 and 510 inFIG. 5 . - A
circuit 100 can include areference circuit 102 and a start-upcircuit 104. Areference circuit 102 can include afirst section 106 that includes a first node (Node1) and asecond section 108 and a second node (Node2).Reference circuit 102 can be placed in either an enabled state or a disabled state according to a potential applied at Node1 and Node2. In an enabled state,reference circuit 102 can provide reference values for use by other circuits. In the very particular example ofFIG. 1 , when active, areference circuit 102 can provide a reference current IREF and corresponding mirror current IMIRR. When disabled, little or essentially no current can be drawn byreference circuit 102. - A start-up
circuit 104 can provide potentials to Node1 and Node2 that can result inreference circuit 102 being disabled in an inactive mode and enabled in an active mode. A start-upcircuit 104 can include a pull-down path 110 and a pull-uppath 112. A pull-down path 110 can be situated between Node1 and a low potential VLOW. A pull-uppath 112 can be situated between Node2 and a high potential VHI. - Unlike conventional arrangements like that of
FIG. 5 , a start-upcircuit 104 can be activated according to a pulse signal generated when the circuit transitions from an inactive mode to an active mode. In the very particular example shown, such a signal includes a chip enable pulse signal (CE_Pulse) that can be generated in response to a chip enable signal (CE) signal transitioning from an inactive level to an active level. - A pull-
down path 110 can include a first pulsed gate circuit 110-0 that can enable a discharge path in response to the CE_Pulse signal. Thus, Node1 can be rapidly pulled toward an enable level upon start-up, to placereference circuit 102 in an active mode at a relatively fast speed, as compared to conventional approaches. - In the particular example of
FIG. 1 , a pull-uppath 112 can include a second pulsed gate circuit 112-0 that can enable a charge path in response to the CE_Pulse signal. Thus, Node2 can also be rapidly pulled toward an enable level upon start-up, to placereference circuit 102 in an active mode at a relatively fast speed. A pull-uppath 112 can also include a voltage limit circuit 112-1 that can limit the level to which Node2 can rise, thus ensuring Node2 does rise to an overly high level. - In this way, by utilizing a pulsed signal, a start-up
circuit 104 can place areference circuit 102 into an enabled state at a relatively fast speed. Such an arrangement can result in acircuit 100 that does not suffer from a “minimum disable time”, like the conventional arrangement ofFIG. 5 . At the same time, a corresponding DC startup circuit (not shown) can provide a startup and regulation response for thereference circuit 102, as well. - Referring now to
FIGS. 2A and 2B , two examples of pulse generating circuits are shown in block and schematic diagrams. As shown inFIG. 2A , apulse generating circuit 200 can generate a pulse CE_Pulse in response to a chip enable (CE) signal. More particularly, a pulse CE_Pulse can rise to an active level for a predetermined amount of time in response to the CE signal transitioning from an inactive level to an active level. -
FIG. 2B shows one very particular example of apulse generating circuit 250 that can generate a pulse in response to a CE signal transitioning from a low level to a high level. In the example shown,pulse generating circuit 250 can include an ANDgate 252 and invertingdelay circuit 254. A chip enable signal CE can be applied to a first input of ANDgate 252 and to an input ofdelay circuit 254. An output ofdelay circuit 254 can be applied to a second input of ANDgate 252. In one very particular embodiment, a resulting pulse duration can be 5-10 ns established according todelay circuit 254. - Of course the above represent but two of the many possible pulse generating circuits that can be utilized to generate a CE_Pulse signal, and so should not be construed as limiting to the invention.
- Referring now to
FIG. 3 , a circuit according to a second embodiment is set forth inFIG. 3 , and designated by thegeneral reference character 300. As in the case of thefirst embodiment 100, preferably, acircuit 300 comprises or forms part of an integrated circuit device having active circuit elements formed in the same substrate. Further, as in the case of the embodiment ofFIG. 1 , acircuit 300 may preferably work in tandem with a DC type startup circuit. - A
circuit 300 can include areference circuit 302 and a start-upcircuit 304. Areference circuit 302 can include afirst section 306 and asecond section 308. Afirst section 306 can include a current mirror formed by two p-channel insulated gate field effect transistors (e.g., MOSFETs) P30 and P31, as well as a node (Node1). Transistors P30 and P31 can have sources commonly connected to a highpower supply node 303 and gates commonly connected to Node1. Operation of the current mirror can be controlled according to biasing at Node1. In particular, current mirror P30/P31 can be disabled by pulling Node1 to a high supply (VHI) voltage level, and then enabled by pulling Node1 to a lower voltage. When current mirror P30/P31 is disabled,reference circuit 302 can draw essentially no current. - A
second section 308 can include n-channel transistors N30, N31 and N32, resistor R1, and a node Node2. Transistors N30 and N31 can form a current mirror that can be enabled and disabled according to a potential at Node2. Transistors N30 and N31 can have sources commonly connected to a lowpower supply node 305 and gates commonly connected to Node2. In such an arrangement, current mirror N30/N31 can be disabled by pulling Node2 to a voltage level VGND, and then enabled by pulling Node2 to a higher voltage. Transistor N32 can provide such a disabling function. Transistor N32 can have a source-drain path connected between Node2 and a lowpower supply node 305, and a gate that receives chip enable signal CEB. Thus, when signal CEB is high, transistor N32 can connect Node2 to a low power supply voltage VGND. Resistor R1 can limit the amount of current drawn (IREF and IMIRR) byreference circuit 302 when in the active state and/or establish a desired biasing level for thereference circuit 302. - A start-up
circuit 304 can include a pull-down path 310 and a pull-uppath 312. In the very particular example ofFIG. 3 , a pull-down path 310 can include n-channel transistors N33, N34, and p-channel transistor P32. Transistor P32 can have a source connected to highpower supply node 303. Transistor N34 can have a drain connected to the drain of transistor P32. Transistor N33 can have a drain connected to the source of transistor N34 and a source connected to a lowpower supply node 305. - A Node1 can be connected at the drain-drain connection between transistors N34 and P32. Transistor N33 can be a pulse enabled transistor, transistor N34 can be enabled in response to a buffered chip enable signal CE_BUF, and transistor P32 can be enabled in response to a chip enable signal CE.
- In a disabled mode, signals CE and CE_BUF can be low. Consequently, transistor N34 can be turned off, while transistor P32 is turned on. As a result, Node1 can be isolated from a low potential VGND, and pulled to a high potential VHI. This can rapidly turn off current mirror P30/P31 in
reference circuit 302, thus helping to place theentire circuit 300 in the disabled mode, and prevent an undesirably long “minimum disable time”. - Conversely, in an enabled mode, signals CE and CE_BUF can be high. Consequently, transistor N34 can be turned on, while transistor P32 is turned off. As a result, Node1 can be isolated from the high potential VHI. Further, when transistor N33 is turned on by pulse signal CE_Pulse, Node1 can be temporarily connected to a low potential VGND, thus rapidly enabling current mirror P30/P31.
- In this way, a start-up
circuit 304 can include a pull-down path 310 that can rapidly enable one or more sections within a reference circuit in response to a signal pulse. This is in contrast to the gradual DC operation described in the conventional example ofFIG. 5 . - Referring still to
FIG. 3 , in the particular example shown, a pull-uppath 312 can include n-channel transistors N35, N36 and p-channel transistor P33. Transistor P33 can have a source connected to highpower supply node 303. Transistor N36 can have a drain connected to the drain of transistor P33. Transistor N35 can have a drain connected to the source of transistor N36. Node2 can be connected at the source of transistor N35. Transistor N35 can be a pulse enabled transistor, transistor N36 can receive a limiting voltage Vlimit, and transistor P32 can be enabled in response to an inverse chip enable signal CEB. - In a disabled mode, signals CEB can be high. Consequently, transistor P33 can be turned off. As a result, Node2 can be isolated from high potential VHI. Further, as noted before, transistor N32 within reference circuit can pull Node2 to low potential VGND. This can rapidly turn off current mirror N30/N31 in
reference circuit 302, thus helping to place theentire circuit 100 in the disabled mode, and also prevent an undesirably long “minimum disable time”. - In an enabled mode, signal CEB can be low. Consequently, transistor P33 can be turned on. When transistor N35 is turned on by CE_Pulse, Node2 can be temporarily connected to a high potential VHI, via transistors N36 and P33, thus rapidly enabling current mirror N30/N31. Potential Vlimit at the gate of N36 can provide a limit to how high Node2 can rise.
- In this way, a start-up
circuit 304 can also include a pull-uppath 312 that can rapidly enable one or more sections within a reference circuit in response to a signal pulse. - As noted above, a pulse enabled approach, such as that shown in the above disclosed embodiments, can be combined with conventional “DC” approaches like those shown in
FIG. 5 . One such arrangement is shown inFIG. 4 . -
FIG. 4 shows a start-upcircuit 400 that includes both pulse enable and DC enable approaches. In the example shown, start-upcircuit 400 includes aDC sense circuit 402, a DC pull-uppath 404, and a DC pull-down path 406. Such circuit sections can be conventional start-up circuits. In particular,DC sense circuit 402, DC pull-uppath 404, and DC pull-down path 406, can operate in the same general fashion or be essentially the same as sensingleg 506, a pull-upleg 508, and a pull-downleg 510, respectively, ofFIG. 5 . - However, in addition, a start-up
circuit 400 can include a pulsed pull-uppath 408 and pulsed pull-down path 410. A pulsed pull-uppath 408 can operate in the same general fashion or be essentially the same as pull-uppath 112 ofFIG. 1 and/or 312 ofFIG. 3 . Similarly, pulsed pull-down path 410 can operate in the same general fashion or be essentially the same as pull-down path 110 ofFIG. 1 and/or 310 ofFIG. 3 . - Thus, in an arrangement like that of
FIG. 4 , in a disabled mode all pull-up paths, both pulsed and DC, can be disabled. Similarly, all pull-down paths, both pulsed and DC, can be disabled. In an enabled mode, pulsed pull-up and pulsed pull-down paths (408 and 410) can rapidly place Node1 and Node2 to an enable potential, and then turn off, once the activating pulse has fallen. DC pull-up and pull-down paths (404 and 406) can continue to operate in the manner described in conjunction withFIG. 5 , to maintain Node1 and Node2 in a desired operating range. If only pulsed startup is used, startup phenomenon is one-time event in a CE disable to enable cycle. But, a DC startup, like that shown inFIG. 5 , is a continuous phenomenon, since it keeps a watch over the nodes “node1” and “node2”. Thus, DC startup paths in conjunction with pulsed startup paths can eliminate “minimum CE disable time”, a shortcoming of the “only DC startup paths”. Hence both startup paths operating in tandem is a preferred implementation. - It is understood that the embodiments of the invention may be practiced in the absence of an element and or step not specifically disclosed. That is, an inventive feature of the invention can be elimination of an element.
- Accordingly, while the various aspects of the particular embodiments set forth herein have been described in detail, the present invention could be subject to various changes, substitutions, and alterations without departing from the spirit and scope of the invention.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/509,864 US7372321B2 (en) | 2005-08-25 | 2006-08-25 | Robust start-up circuit and method for on-chip self-biased voltage and/or current reference |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IN1175/CHE/2005 | 2005-08-25 | ||
IN1175CH2005 | 2005-08-25 | ||
US72610105P | 2005-10-11 | 2005-10-11 | |
US11/509,864 US7372321B2 (en) | 2005-08-25 | 2006-08-25 | Robust start-up circuit and method for on-chip self-biased voltage and/or current reference |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070139029A1 true US20070139029A1 (en) | 2007-06-21 |
US7372321B2 US7372321B2 (en) | 2008-05-13 |
Family
ID=38172687
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/509,864 Active 2026-09-27 US7372321B2 (en) | 2005-08-25 | 2006-08-25 | Robust start-up circuit and method for on-chip self-biased voltage and/or current reference |
Country Status (1)
Country | Link |
---|---|
US (1) | US7372321B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4180902A1 (en) * | 2021-11-12 | 2023-05-17 | Nxp B.V. | Start-up circuit for self-biased circuit |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8552707B2 (en) * | 2011-02-23 | 2013-10-08 | Himax Technologies Limited | Bandgap circuit and complementary start-up circuit for bandgap circuit |
US9911474B1 (en) | 2017-03-07 | 2018-03-06 | Globalfoundries Inc. | Feedback circuit at word line ends |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5565811A (en) * | 1994-02-15 | 1996-10-15 | L G Semicon Co., Ltd. | Reference voltage generating circuit having a power conserving start-up circuit |
US5642037A (en) * | 1994-08-31 | 1997-06-24 | Sgs-Thomson Microelectronics S.A. | Integrated circuit with fast starting function for reference voltage of reference current sources |
US5949227A (en) * | 1997-12-22 | 1999-09-07 | Advanced Micro Devices, Inc. | Low power circuit for disabling startup circuitry in a voltage Reference circuit |
US5955873A (en) * | 1996-11-04 | 1999-09-21 | Stmicroelectronics S.R.L. | Band-gap reference voltage generator |
US6163206A (en) * | 1998-04-14 | 2000-12-19 | Nec Corporation | Semiconductor integrated circuit device having recovery accelerator for changing bias circuit from standby mode without malfunction |
US6201436B1 (en) * | 1998-12-18 | 2001-03-13 | Samsung Electronics Co., Ltd. | Bias current generating circuits and methods for integrated circuits including bias current generators that increase and decrease with temperature |
US6335614B1 (en) * | 2000-09-29 | 2002-01-01 | International Business Machines Corporation | Bandgap reference voltage circuit with start up circuit |
US6894473B1 (en) * | 2003-03-05 | 2005-05-17 | Advanced Micro Devices, Inc. | Fast bandgap reference circuit for use in a low power supply A/D booster |
US7034514B2 (en) * | 2003-10-27 | 2006-04-25 | Fujitsu Limited | Semiconductor integrated circuit using band-gap reference circuit |
US7199644B2 (en) * | 2004-01-27 | 2007-04-03 | Oki Electric Industry Co., Ltd. | Bias circuit having transistors that selectively provide current that controls generation of bias voltage |
-
2006
- 2006-08-25 US US11/509,864 patent/US7372321B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5565811A (en) * | 1994-02-15 | 1996-10-15 | L G Semicon Co., Ltd. | Reference voltage generating circuit having a power conserving start-up circuit |
US5642037A (en) * | 1994-08-31 | 1997-06-24 | Sgs-Thomson Microelectronics S.A. | Integrated circuit with fast starting function for reference voltage of reference current sources |
US5955873A (en) * | 1996-11-04 | 1999-09-21 | Stmicroelectronics S.R.L. | Band-gap reference voltage generator |
US5949227A (en) * | 1997-12-22 | 1999-09-07 | Advanced Micro Devices, Inc. | Low power circuit for disabling startup circuitry in a voltage Reference circuit |
US6163206A (en) * | 1998-04-14 | 2000-12-19 | Nec Corporation | Semiconductor integrated circuit device having recovery accelerator for changing bias circuit from standby mode without malfunction |
US6201436B1 (en) * | 1998-12-18 | 2001-03-13 | Samsung Electronics Co., Ltd. | Bias current generating circuits and methods for integrated circuits including bias current generators that increase and decrease with temperature |
US6335614B1 (en) * | 2000-09-29 | 2002-01-01 | International Business Machines Corporation | Bandgap reference voltage circuit with start up circuit |
US6894473B1 (en) * | 2003-03-05 | 2005-05-17 | Advanced Micro Devices, Inc. | Fast bandgap reference circuit for use in a low power supply A/D booster |
US7034514B2 (en) * | 2003-10-27 | 2006-04-25 | Fujitsu Limited | Semiconductor integrated circuit using band-gap reference circuit |
US7199644B2 (en) * | 2004-01-27 | 2007-04-03 | Oki Electric Industry Co., Ltd. | Bias circuit having transistors that selectively provide current that controls generation of bias voltage |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4180902A1 (en) * | 2021-11-12 | 2023-05-17 | Nxp B.V. | Start-up circuit for self-biased circuit |
Also Published As
Publication number | Publication date |
---|---|
US7372321B2 (en) | 2008-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7307469B2 (en) | Step-down power supply | |
US5694072A (en) | Programmable substrate bias generator with current-mirrored differential comparator and isolated bulk-node sensing transistor for bias voltage control | |
US7554869B2 (en) | Semiconductor memory device having internal circuits responsive to temperature data and method thereof | |
EP1608067B1 (en) | Reset circuit | |
US7199623B2 (en) | Method and apparatus for providing a power-on reset signal | |
JP3076300B2 (en) | Output buffer circuit | |
US7227403B2 (en) | Internal voltage generator for semiconductor device | |
US7099223B2 (en) | Semiconductor memory device | |
US9136827B2 (en) | Power-on reset circuit | |
US6351176B1 (en) | Pulsing of body voltage for improved MOS integrated circuit performance | |
US6259280B1 (en) | Class AB amplifier for use in semiconductor memory devices | |
KR20050040515A (en) | Reference voltage generating circuit for integrated circuit chip | |
JPH05168151A (en) | Power supply throw-in detecting circuit | |
US6304120B1 (en) | Buffer circuit operating with a small through current and potential detecting circuit using the same | |
US7102439B2 (en) | Low voltage differential amplifier circuit and a sampled low power bias control technique enabling accommodation of an increased range of input levels | |
KR0142967B1 (en) | Substrate bias voltage control circuit of semiconductor memory apparatus | |
US20020125936A1 (en) | Raised voltage generation circuit | |
US7372321B2 (en) | Robust start-up circuit and method for on-chip self-biased voltage and/or current reference | |
US6201380B1 (en) | Constant current/constant voltage generation circuit with reduced noise upon switching of operation mode | |
KR0157885B1 (en) | Power supply detecting circuit | |
US6009032A (en) | High-speed cell-sensing unit for a semiconductor memory device | |
US6650152B2 (en) | Intermediate voltage control circuit having reduced power consumption | |
US20020079955A1 (en) | Circuit for generating internal power voltage in a semiconductor device | |
KR100554840B1 (en) | Circuit for generating a power up signal | |
JP3935266B2 (en) | Voltage detection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KRISHNA, DAMARAJU NAGA RADHA;KOTHANDARAMAN, BADRINARAYANAN;SAMBATUR, SUSHMA NIRMALA;REEL/FRAME:019022/0456 Effective date: 20060825 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429 Effective date: 20150312 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:047969/0552 Effective date: 20181214 Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:047969/0552 Effective date: 20181214 |
|
AS | Assignment |
Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:047947/0215 Effective date: 20181214 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470 Effective date: 20150312 |