US9911474B1 - Feedback circuit at word line ends - Google Patents
Feedback circuit at word line ends Download PDFInfo
- Publication number
- US9911474B1 US9911474B1 US15/451,470 US201715451470A US9911474B1 US 9911474 B1 US9911474 B1 US 9911474B1 US 201715451470 A US201715451470 A US 201715451470A US 9911474 B1 US9911474 B1 US 9911474B1
- Authority
- US
- United States
- Prior art keywords
- wordlines
- far end
- polarity transistor
- wordline
- select signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/14—Word line organisation; Word line lay-out
Definitions
- the present disclosure relates to structures within memory arrays, and more specifically, to structures that increase the speed at which the wordlines within such arrays are charged or discharged.
- Electronic memories that store data based on charge or resistance use memory cells arranged in arrays having rows (wordlines) and columns (bitlines). Such cells are selected by only one of the wordlines having a charge, and one or more bitlines providing or sensing a charge.
- wordlines e.g., higher voltage
- bitlines e.g., higher voltage
- the selected bitline(s) connect the storage nodes of every memory cell in a column to a sense amplifier and a write-driver.
- VDD voltage
- VSS lower voltage
- the wordlines may be relatively long as word width becomes larger and larger, and the wordline select signal takes time to travel from the near end that is connected to the decoder to the far end (distal end) that is at the furthest point away from the decoder. Delays caused by resistance and capacitance (RC delays) result in performance limitations and reliability problems. This is amplified because reduction in wordline width increases the wordline resistance, especially relative to the decoder's drive transistor channel resistance. This higher resistance ratio increases wordline slew time, effective reducing wordline pulse width, and this impacts the read/write margin, and can result in malfunctions.
- Exemplary devices herein include an array of memory cells arranged in rows and columns that are perpendicular to each other.
- Wordlines (conductors) are connected to the memory cells, and each of the wordlines is connected to a distinct row of the array of the memory cells.
- a wordline driver circuit is connected to a near end of the wordlines. The wordline driver circuit outputs a wordline select signal.
- a feedback circuit is connected to a far end of each of the wordlines, opposite to the near end of the wordlines.
- the feedback circuit includes first transistors (gated by the internal clock signal and the wordline select signal) electrically connecting a relatively lower voltage source to the far end of the wordlines; and second transistors (also gated by the internal clock signal and the wordline select signal) electrically connecting a relatively higher voltage source to the far end of the wordlines.
- the array of memory cells are arranged in rows and columns that are perpendicular to each other, and the wordlines (that are conductors) are connected to the memory cells, such that each different wordline is connected to a distinct row of the array of the memory cells.
- the length of the wordlines between the near end and the far end equals a full length of the rows of the memory cell.
- bitlines are also connected to the memory cells, and each of the bitlines is similarly connected to a distinct column of the array of the memory cells.
- a wordline driver circuit is connected to a near end of the wordlines.
- the wordline driver circuit includes a decoder outputting a wordline select signal in response to the internal clock signal.
- a feedback circuit is connected to a far end of each of the wordlines (opposite the near end of the wordlines.
- the wordlines are uninterrupted conductors from the near end to the far end, so for arrays that are interrupted by additional drivers or redrivers, a column of feedback circuits is included at the end of the wordlines where the drivers or redrivers interrupt the wordlines.
- the feedback circuit includes an inverter connected to the far end of the wordlines, an inner positive polarity transistor (gated by output from the inverter) electrically connecting the inverter back to the far end of the wordlines (to form a first feedback loop), and an outer positive polarity transistor (also gated by the internal clock signal) electrically connecting a relatively lower voltage source to the inner positive polarity transistor.
- the relatively lower voltage source can be a pull-down circuit.
- the feedback circuit also corresponding includes an inner negative polarity transistor (gated by output from the inverter) electrically connecting the inverter back to the far end of the wordlines (to form a second feedback loop), and an outer negative polarity transistor (gated by the internal clock signal) electrically connecting a relatively higher voltage source to the inner negative polarity transistor.
- the relatively higher voltage source can be a pull-up circuit.
- the inner positive polarity transistor electrically disconnects the relatively lower voltage source from the first feedback loop when the wordline select signal is present
- the inner negative polarity transistor electrically disconnects the relatively higher voltage source from the second feedback loop when the wordline select signal is not present. Therefore, in operation, the first feedback loop lowers the voltage of the far end of the wordlines that do not have the wordline select signal by connecting the far end of the wordlines to the relatively lower voltage source when the wordline signal select is not present.
- the second feedback loop raises the voltage of the far end of the wordline that has the wordline select signal by supplying voltage from the relatively higher voltage source when the wordline select signal is present.
- the internal clock signal arrives to the outer positive polarity transistor and the outer negative polarity transistor before the wordline select signal arrives at the far end of the wordlines. Therefore, the internal clock signal controls the outer positive polarity transistor and the outer negative polarity transistor before the wordline select signal controls the inner positive polarity transistor and the inner negative polarity transistor, thereby preventing the pull-up or pull-down circuits from fighting with the wordline select signal.
- FIG. 1 is a schematic diagram illustrating a memory array herein
- FIGS. 2 and 3 are schematic diagrams illustrating different portions of the memory array shown in FIG. 1 ;
- FIG. 4 is a schematic diagram illustrating a memory array herein
- FIG. 5 is a signal timing diagram illustrating operations of devices herein;
- FIG. 6 is a schematic diagram illustrating a portion of a memory array herein.
- FIG. 7 is a signal timing diagram illustrating operations of devices herein.
- the devices herein address these issues by pulling-up or pulling-down the wordlines from the near end and the far end simultaneously.
- the devices disclosed herein gate off (disconnect) the higher or lower voltage from the far end of the wordline using outer transistors that receive an internal clock signal (the internal clock signal is received before the wordline select signal would be received).
- the devices herein allow the inner transistors that are supplying the pull-up or pull-down voltage to the far end of the wordline to operate without negative influence of the opposing pull-up or pull-down voltage connections.
- FIG. 1 illustrates an electronic storage device (e.g., memory array) having an array 100 , 102 of memory cells.
- FIG. 2 illustrates a portion of the memory array shown in FIG. 1 , and shows that the memory cells are arranged in rows and columns.
- the wordlines 124 that are conductors
- the wordlines 124 are connected to the memory cells 182 , such that each different wordline is connected to a distinct row of the array 100 , 102 of the memory cells 182 and each different bitline, or pair or bitlines (both represented by item 108 in the drawings), is connected to a distinct column of the array 100 , 102 .
- FIGS. 1 and 2 therefore illustrate an array of memory cells 182 arranged in rows and columns that are perpendicular to each other.
- the array includes an upper array 100 and a lower array 102 , each of which includes a “B” bank 104 and an “A” bank 106 (although those ordinarily skilled in the art would understand that the memory array could be in a single, unbroken structure, or that additional divisions of the array could be utilized).
- a control/wordline driver circuit structure 180 is positioned between the upper array 100 and the lower array 102 .
- the control/wordline driver circuit structure 180 includes global control circuitry for the “B” banks (GCB) 110 and the “A” banks (GCA) 118 outputting an internal clock signal 150 , logic controller for the “B” banks (LCBENDL) 112 and the “A” banks (LCAENDR) 116 , a wordline driver circuit (DECODE) 114 outputting a wordline select signal in response to the internal clock signal 150 , and global control logic circuitry (GCL) 120 .
- GCL global control logic circuitry
- the length of the wordlines 124 between the near end 126 and the far end 128 is equal to the full length of the rows of the memory cell in each of the upper ( 100 ) and lower ( 102 ) sections of the array.
- the wordline driver circuit 180 is connected to a “near end” 126 of the wordlines 124 , which is the bottom of the wordlines 124 in the upper portion of the array 100 and the top of the wordlines 124 in the lower portion of the array 102 .
- the “far end” 128 of the wordlines 124 is distal to (meaning at the furthest point away from) the driver circuit structure 180 . In other words, the near end 126 is at one end of the wordlines 124 (the end that contacts the driver circuit 114 ) and the far end 128 is at the opposite end of the wordlines 124 (that is furthest away from the driver circuit 114 ).
- a feedback circuit 130 is connected to the far end 128 of each of the wordlines 124 (opposite the near end 126 of the wordlines 124 ).
- the feedback circuit 130 is shown in greater detail in FIG. 3 , and includes an inverter 144 connected to the far end 128 of the wordlines 124 . Because a separate feedback circuit 130 is connected to each of the wordlines 124 , a different inverter 144 is connected to each different wordline 124 .
- an inner positive polarity transistor 142 (gated by the output from the inverter 144 ) electrically connects the inverter 144 back to the far end 128 of the wordlines 124 (to form a first feedback loop).
- an outer positive polarity transistor 140 (gated by the internal clock signal 150 ) electrically connects a relatively lower voltage source 184 to the inner positive polarity transistor 142 .
- the relatively lower voltage source 184 can be a pull-down circuit that drives the wordlines 124 to a lower voltage (VSS or GND).
- the feedback circuit 130 corresponding includes an inner negative polarity transistor 146 (gated by output from the inverter 144 ) electrically connecting the inverter 144 back to the far end 128 of the wordlines 124 (to form a second feedback loop), and an outer negative polarity transistor 148 (gated by the internal clock signal 150 ) electrically connecting a relatively higher voltage source 186 to the inner negative polarity transistor 146 .
- the relatively higher voltage source 186 can be a pull-up circuit drives the wordlines 124 to a higher voltage (VSS or VDD).
- “selected” or “active” signals are discussed as being relatively higher voltage signals (opposite the relatively lower voltage signals); the transistors described as being positive polarity transistors are made conductive (are turned on) by such a relatively higher voltage signals (and are otherwise off (non-conductive)), and the transistors described as being negative polarity transistors are turned on (made conductive) by such relatively lower voltage signals (and are otherwise off (non-conductive)).
- the relatively high and low voltage signals herein, and the operation of the positive and negative transistors are used as but an example, and the claims presented below are not intended to be limited to this specific example, but instead are applicable to all devices that have a similar structure.
- the inverter 144 when the wordline select signal is present (high signal) at the far end 128 of the wordline 124 , the inverter 144 outputs a low signal, which turns off the inner positive polarity transistor 142 , but turns on the inner negative polarity transistor 146 .
- This causes the second feedback loop to raises the voltage of the far end 128 of the wordline that receives the wordline select signal by supplying the relatively higher voltage from the relatively higher voltage source 186 (subject to the fact that internal clock signal 150 has already turned ON outer negative polarity transistor 148 ).
- the inverter 144 In contrast, in a wordline pull-down operation, when the wordline select signal is not present (low signal) at the far end 128 of the wordline 124 , the inverter 144 outputs a high signal, which turns on the inner positive polarity transistor 142 , but turns off the inner negative polarity transistor 146 . This electrically connects the relatively lower voltage source 184 to the first feedback loop, but electrically disconnects the relatively higher voltage source 186 to the second feedback loop.
- the internal clock signal 150 arrives to the outer positive polarity transistor 140 and the outer negative polarity transistor 148 before the wordline select signal arrives at the far end 128 of the wordlines 124 . Therefore, the internal clock signal 150 controls the connectivity of the outer positive polarity transistor 140 and the outer negative polarity transistor 148 before the wordline select signal controls the inner positive polarity transistor 142 and the inner negative polarity transistor 146 , thereby preventing the pull-up or pull-down circuits 184 , 186 from fighting with the wordline select signal.
- the devices herein simultaneously pull-up and pull-down the wordlines 124 from the near end 126 (using the decoder 114 ) and the far end 128 (using the feedback circuit 130 ).
- the feedback circuit 130 gates off (disconnects) the higher ( 186 ) or lower ( 184 ) voltage from the far end 128 of the wordlines 124 using outer transistors 140 , 148 that receive an internal clock signal before the wordline select signal would be received.
- the feedback circuit 130 allows the inner transistors 142 , 146 that are supplying the pull-up ( 186 ) or pull-down ( 184 ) voltage to the far end 128 of the wordline 124 to operate without negative influence of the opposing pull-up ( 186 ) or pull-down ( 184 ) voltage connections.
- the wordlines 124 are uninterrupted conductors from the near end 126 to the far end 128 . Therefore, as shown in FIG. 4 , if arrays 100 , 102 are interrupted by additional drivers or redrivers 122 , a column of feedback circuits 130 is included at the end of the wordlines 124 where the drivers or redrivers 122 interrupt the wordlines 124 .
- such drivers or redrivers can include global input/output circuits (GIO) 160 , 168 for the “B” bank 104 and “A” bank 106 ; local input/output circuits (LIO) 162 , 166 for the “B” bank 104 and “A” bank 106 ; and a logic core 164 .
- GIO global input/output circuits
- LIO local input/output circuits
- FIG. 5 shows an example set of waveforms depicting the working of the circuit.
- Signal 204 shows the near end of wordline 124 , equivalent to 126 in FIGS. 1 and 2 .
- Signals 204 and 206 show the two cases of far end of wordline 124 for comparison, equivalent to 128 in FIGS. 1 and 2 .
- Signal 208 shows the case where this architecture is not implemented and 206 shows the effect of implementation of this architecture.
- Signal 202 shows the output of inverter 144 in the feedback circuit 130 .
- Signal 204 clearly shows an improvement in the slew compared to 208 , as provided by the devices herein.
- FIG. 6 illustrates another example of the feedback circuit 130 at the far end 128 of a wordline 124 .
- additional inverters 188 are connected to the wordline 124 and the wordline 124 is located after the second inverter 188 .
- Item 182 shows the breakup of the wordline 124 RC length in terms of percentage length.
- FIG. 6 breaks the RC length into 3 RC networks to show the waveforms after each RC network.
- Item 130 is a similar feedback circuit to that explained above, and uses the same number to represent the same items.
- items 148 and 140 are transistor gates connected to the INT_CLK signal.
- the inverter 240 is just shown as the load on the wordline 124 at the far end. Waveforms of the respective design are shown in FIG. 7 .
- item 220 is the INT_CLK signal equivalent and item 222 is the wordline waveform at the near end i.e., after the second inverter of item 188 .
- the waveform 224 is after the first RC, which is 35% of RC length.
- Item 226 is the waveform after the second RC, which is after 70% of RC length.
- Item 228 is the waveform after the last RC, which is after 100% RC length.
- FIG. 7 overlaps the signals from a design without the feedback circuit, along with signals seeing improved slopes after adding the feedback circuit. Clearly, from the waveforms in FIG.
- the devices and methods herein provide improved slopes even at the previous RC stages.
- the methods and devices herein produce improvement in slew of far end wordline for both rising and falling edge.
- the devices herein provide a circuit that is self-tracking, as the clock signal (INT_CLK) is the same signal that generates the wordline. Meanwhile, the same wordline signal at far end is used to improve slew. This tracks well within multiple core designs. Further, INT_CLK signal loading can be reduced by adding small re-buffer inside each wordline row. The devices herein can improve the slew on the wordline on either edge without breaking a core, and without adding any extra edge cells. These devices can be extended into other similar design ideas, and to any other long RC routes by adding a feedback circuit at the far end of the RC network. The devices herein can also use any equivalent clock signals that can gate the feedback. This design does not require adding any additional delay chains in the wordline path, unlike in mid-driver design, which adds two extra inverters in the wordline path to get to final wordline.
- the circuits shown above are included in integrated circuit chips that can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- the semiconductor (or channel region) is positioned between a conductive “source” region and a similarly conductive “drain” region and when the semiconductor is in a conductive state, the semiconductor allows electrical current to flow between the source and drain.
- a “gate” is a conductive element that is electrically separated from the semiconductor by a “gate oxide” (which is an insulator) and current/voltage within the gate changes the conductivity of the channel region of the transistor.
- a positive-type transistor “P-type transistor” uses impurities such as boron, aluminum or gallium, etc., within an intrinsic semiconductor substrate (to create deficiencies of valence electrons) as a semiconductor region.
- an “N-type transistor” is a negative-type transistor that uses impurities such as antimony, arsenic or phosphorous, etc., within an intrinsic semiconductor substrate (to create excessive valence electrons) as a semiconductor region.
- transistor structures are formed by depositing or implanting impurities into a substrate to form at least one semiconductor channel region, bordered by shallow trench isolation regions below the top (upper) surface of the substrate.
- a “substrate” herein can comprise any material appropriate for the given purpose (whether now known or developed in the future) and can comprise, for example, Si, SiC, SiGe, SiGeC, other III-V or II-VI compound semiconductors, or organic semiconductor structures, etc.
- the “shallow trench isolation” (STI) structures are well-known to those ordinarily skilled in the art and are generally formed by patterning openings/trenches within the substrate and growing or filling the openings with a highly insulating material (this allows different active areas of the substrate to be electrically isolated from one another).
Abstract
Description
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/451,470 US9911474B1 (en) | 2017-03-07 | 2017-03-07 | Feedback circuit at word line ends |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/451,470 US9911474B1 (en) | 2017-03-07 | 2017-03-07 | Feedback circuit at word line ends |
Publications (1)
Publication Number | Publication Date |
---|---|
US9911474B1 true US9911474B1 (en) | 2018-03-06 |
Family
ID=61257237
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/451,470 Active US9911474B1 (en) | 2017-03-07 | 2017-03-07 | Feedback circuit at word line ends |
Country Status (1)
Country | Link |
---|---|
US (1) | US9911474B1 (en) |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5973992A (en) * | 1997-08-14 | 1999-10-26 | Micron Technology, Inc. | Tracking signals |
US6144610A (en) | 1999-04-20 | 2000-11-07 | Winbond Electronics Corporation | Distributed circuits to turn off word lines in a memory array |
US20030214847A1 (en) | 2002-05-14 | 2003-11-20 | Infineon Technologies North America Corp. | Wordline pulldown circuit |
US6791897B2 (en) * | 2002-07-05 | 2004-09-14 | Hynix Semiconductor Inc. | Word line driving circuit |
US7372321B2 (en) | 2005-08-25 | 2008-05-13 | Cypress Semiconductor Corporation | Robust start-up circuit and method for on-chip self-biased voltage and/or current reference |
US20090116293A1 (en) | 2007-10-30 | 2009-05-07 | Macronix International Co., Ltd. | Memory and method for charging a word line thereof |
US7848174B2 (en) * | 2008-05-23 | 2010-12-07 | Taiwan Semiconductor Manufacturing Co, Ltd. | Memory word-line tracking scheme |
US20110085399A1 (en) * | 2009-10-14 | 2011-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for Extending Word-Line Pulses |
US7940545B2 (en) * | 2008-06-24 | 2011-05-10 | Freescale Semiconductor, Inc. | Low power read scheme for read only memory (ROM) |
US20120008438A1 (en) * | 2008-06-24 | 2012-01-12 | Freescale Semiconductor, Inc | Efficient word lines, bit line and precharge tracking in self-timed memory device |
US20130329505A1 (en) | 2012-06-11 | 2013-12-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Far End Resistance Tracking Design with Near End Pre-Charge Control for Faster Recovery Time |
US8730750B1 (en) * | 2012-10-28 | 2014-05-20 | Lsi Corporation | Memory device with control circuitry for generating a reset signal in read and write modes of operation |
US9208859B1 (en) | 2014-08-22 | 2015-12-08 | Globalfoundries Inc. | Low power static random access memory (SRAM) read data path |
US9236128B1 (en) * | 2015-02-02 | 2016-01-12 | Sandisk Technologies Inc. | Voltage kick to non-selected word line during programming |
US9336862B2 (en) * | 2014-05-28 | 2016-05-10 | Oracle International Corporation | Sense amp activation according to word line common point |
US9496025B2 (en) | 2015-01-12 | 2016-11-15 | International Business Machines Corporation | Tunable negative bitline write assist and boost attenuation circuit |
-
2017
- 2017-03-07 US US15/451,470 patent/US9911474B1/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5973992A (en) * | 1997-08-14 | 1999-10-26 | Micron Technology, Inc. | Tracking signals |
US6144610A (en) | 1999-04-20 | 2000-11-07 | Winbond Electronics Corporation | Distributed circuits to turn off word lines in a memory array |
US20030214847A1 (en) | 2002-05-14 | 2003-11-20 | Infineon Technologies North America Corp. | Wordline pulldown circuit |
US6791897B2 (en) * | 2002-07-05 | 2004-09-14 | Hynix Semiconductor Inc. | Word line driving circuit |
US7372321B2 (en) | 2005-08-25 | 2008-05-13 | Cypress Semiconductor Corporation | Robust start-up circuit and method for on-chip self-biased voltage and/or current reference |
US20090116293A1 (en) | 2007-10-30 | 2009-05-07 | Macronix International Co., Ltd. | Memory and method for charging a word line thereof |
US8411509B2 (en) * | 2007-10-30 | 2013-04-02 | Macronix International Co., Ltd. | Memory and method for charging a word line thereof |
US7848174B2 (en) * | 2008-05-23 | 2010-12-07 | Taiwan Semiconductor Manufacturing Co, Ltd. | Memory word-line tracking scheme |
US7940545B2 (en) * | 2008-06-24 | 2011-05-10 | Freescale Semiconductor, Inc. | Low power read scheme for read only memory (ROM) |
US20120008438A1 (en) * | 2008-06-24 | 2012-01-12 | Freescale Semiconductor, Inc | Efficient word lines, bit line and precharge tracking in self-timed memory device |
US8223572B2 (en) | 2008-06-24 | 2012-07-17 | Freescale Semiconductor, Inc. | Efficient word lines, bit line and precharge tracking in self-timed memory device |
US20110085399A1 (en) * | 2009-10-14 | 2011-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for Extending Word-Line Pulses |
US20130329505A1 (en) | 2012-06-11 | 2013-12-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Far End Resistance Tracking Design with Near End Pre-Charge Control for Faster Recovery Time |
US8730750B1 (en) * | 2012-10-28 | 2014-05-20 | Lsi Corporation | Memory device with control circuitry for generating a reset signal in read and write modes of operation |
US9336862B2 (en) * | 2014-05-28 | 2016-05-10 | Oracle International Corporation | Sense amp activation according to word line common point |
US9208859B1 (en) | 2014-08-22 | 2015-12-08 | Globalfoundries Inc. | Low power static random access memory (SRAM) read data path |
US9496025B2 (en) | 2015-01-12 | 2016-11-15 | International Business Machines Corporation | Tunable negative bitline write assist and boost attenuation circuit |
US9236128B1 (en) * | 2015-02-02 | 2016-01-12 | Sandisk Technologies Inc. | Voltage kick to non-selected word line during programming |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6466499B1 (en) | DRAM sense amplifier having pre-charged transistor body nodes | |
US10163491B2 (en) | Memory circuit having shared word line | |
US6624459B1 (en) | Silicon on insulator field effect transistors having shared body contact | |
CN103151070B (en) | For the method and apparatus of FinFET SRAM array integrated circuit | |
US20160104524A1 (en) | Integrated circuit | |
US8183639B2 (en) | Dual port static random access memory cell layout | |
US7541648B2 (en) | Electrostatic discharge (ESD) protection circuit | |
CN107025931B (en) | Static random access memory array, tracking unit and array configuration method | |
US9490007B1 (en) | Device comprising a plurality of FDSOI static random-access memory bitcells and method of operation thereof | |
US7633830B2 (en) | Reduced leakage driver circuit and memory device employing same | |
US10515691B2 (en) | Memory array with bit-lines connected to different sub-arrays through jumper structures | |
CN103151071A (en) | Methods and apparatus for FINFET SRAM cells | |
EP1638142A2 (en) | SRAM cell with stacked thin-film transistors | |
US20230363133A1 (en) | Memory Device and Method for Forming Thereof | |
US20130058155A1 (en) | Sram dimensioned to provide beta ratio supporting read stability and reduced write time | |
US4791611A (en) | VLSI dynamic memory | |
US6731534B1 (en) | Bit line tracking scheme with cell current variation and substrate noise consideration for SRAM devices | |
US7433254B2 (en) | Accelerated single-ended sensing for a memory circuit | |
US9911474B1 (en) | Feedback circuit at word line ends | |
US7433239B2 (en) | Memory with reduced bitline leakage current and method for the same | |
US6888741B2 (en) | Secure and static 4T SRAM cells in EDRAM technology | |
JPH08139291A (en) | Semiconductor memory | |
US20090046503A1 (en) | Enhanced Gated Diode Memory Cells | |
US20230389258A1 (en) | Integrated circuit including static random access memory device | |
Assaderaghi | Circuit styles and strategies for CMOS VLSI design on SOI |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DHANI REDDY, SREENIVASULA REDDY;SANKAR, ARJUN;SAMBATUR, SUSHMA NIRMALA;SIGNING DATES FROM 20170228 TO 20170301;REEL/FRAME:041480/0355 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:050122/0001 Effective date: 20190821 |
|
AS | Assignment |
Owner name: MARVELL INTERNATIONAL LTD., BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:051070/0625 Effective date: 20191105 |
|
AS | Assignment |
Owner name: CAVIUM INTERNATIONAL, CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL INTERNATIONAL LTD.;REEL/FRAME:052918/0001 Effective date: 20191231 |
|
AS | Assignment |
Owner name: MARVELL ASIA PTE, LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CAVIUM INTERNATIONAL;REEL/FRAME:053475/0001 Effective date: 20191231 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |