US20060163662A1 - Semiconductor device and method of manufacturing semiconductor device - Google Patents
Semiconductor device and method of manufacturing semiconductor device Download PDFInfo
- Publication number
- US20060163662A1 US20060163662A1 US11/211,746 US21174605A US2006163662A1 US 20060163662 A1 US20060163662 A1 US 20060163662A1 US 21174605 A US21174605 A US 21174605A US 2006163662 A1 US2006163662 A1 US 2006163662A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- gate
- insulation film
- semiconductor device
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 172
- 238000004519 manufacturing process Methods 0.000 title claims description 39
- 238000009413 insulation Methods 0.000 claims abstract description 119
- 239000000758 substrate Substances 0.000 claims abstract description 69
- 239000010410 layer Substances 0.000 claims description 81
- 229910021332 silicide Inorganic materials 0.000 claims description 28
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 27
- 229910052751 metal Inorganic materials 0.000 claims description 26
- 239000002184 metal Substances 0.000 claims description 26
- 239000007772 electrode material Substances 0.000 claims description 14
- 238000000151 deposition Methods 0.000 claims description 12
- 239000002245 particle Substances 0.000 claims description 12
- 238000000137 annealing Methods 0.000 claims description 11
- 238000009792 diffusion process Methods 0.000 claims description 10
- 239000012535 impurity Substances 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 9
- 239000011229 interlayer Substances 0.000 claims description 8
- 206010010144 Completed suicide Diseases 0.000 claims description 7
- 229910005487 Ni2Si Inorganic materials 0.000 claims description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 6
- 239000001301 oxygen Substances 0.000 claims description 6
- 229910052760 oxygen Inorganic materials 0.000 claims description 6
- 229910005883 NiSi Inorganic materials 0.000 claims description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 4
- 238000005498 polishing Methods 0.000 claims description 3
- 239000012774 insulation material Substances 0.000 claims 1
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 55
- 238000010586 diagram Methods 0.000 description 55
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 47
- 229920005591 polysilicon Polymers 0.000 description 47
- 238000000034 method Methods 0.000 description 36
- 229910052759 nickel Inorganic materials 0.000 description 26
- 230000000694 effects Effects 0.000 description 21
- 238000001020 plasma etching Methods 0.000 description 14
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 229910052710 silicon Inorganic materials 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 238000000206 photolithography Methods 0.000 description 10
- 239000011810 insulating material Substances 0.000 description 9
- 239000000463 material Substances 0.000 description 9
- 229910052814 silicon oxide Inorganic materials 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 229910052732 germanium Inorganic materials 0.000 description 6
- 229910021334 nickel silicide Inorganic materials 0.000 description 6
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 6
- 238000009751 slip forming Methods 0.000 description 6
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- -1 La2O5 Chemical compound 0.000 description 4
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 4
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 238000002156 mixing Methods 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 229910052761 rare earth metal Inorganic materials 0.000 description 3
- 150000002910 rare earth metals Chemical class 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910052691 Erbium Inorganic materials 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- UYAHIZSMUZPPFV-UHFFFAOYSA-N erbium Chemical compound [Er] UYAHIZSMUZPPFV-UHFFFAOYSA-N 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910000510 noble metal Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 1
- 241000027294 Fusi Species 0.000 description 1
- 229910006137 NiGe Inorganic materials 0.000 description 1
- 229910012990 NiSi2 Inorganic materials 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- CETPSERCERDGAM-UHFFFAOYSA-N ceric oxide Chemical compound O=[Ce]=O CETPSERCERDGAM-UHFFFAOYSA-N 0.000 description 1
- 229910000422 cerium(IV) oxide Inorganic materials 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229910000040 hydrogen fluoride Inorganic materials 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 229910021645 metal ion Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000005204 segregation Methods 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 238000005475 siliconizing Methods 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28105—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor next to the insulator having a lateral composition or doping variation, or being formed laterally by more than one deposition step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28097—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a metallic silicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82385—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3215—Doping the layers
- H01L21/32155—Doping polycristalline - or amorphous silicon layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66651—Lateral single gate silicon transistors with a single crystalline channel formed on the silicon substrate after insulating device isolation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present invention relates to a semiconductor device and a method of manufacturing the semiconductor device.
- micropatterning of devices advances.
- gate oxide films are reduced in thickness.
- a gate electrode consists of polysilicon
- a reduction in thickness of the gate oxide film disadvantageously depletes a gate electrode in switching of a gate electrode.
- the thickness of the gate oxide film is lower than 1 nm, a percentage of a depletion capacity of the gate electrode to the capacity of the gate oxide film reaches 30%.
- a technique used in a gate electrode consisting of a metal is proposed in place of a gate electrode consisting of polysilicon.
- an FUSI (Fully-Silicide Gate) technique that completely suicides a gate electrode is known (see M. Kakumu et al., VLSI Tech. Dig. (1984), p. 30).
- the gate electrodes having different gate lengths or gate widths can be fully silicided by silicidation steps adapted to gate electrodes are repeated.
- silicidation steps adapted to gate electrodes are repeated.
- Such a method makes manufacturing processes cumbersome and elongates a manufacturing period. As a result, the cost of the semiconductor increases.
- a semiconductor device obtained by fully siliciding gate electrodes having different gate lengths or different gate widths to solve the above problem is desired. Further, a semiconductor device manufacturing method fully siliciding gate electrodes independent of the gate lengths or different gate widths.
- An advantage of an aspect of the present invention is to provide a semiconductor device obtained by fully siliciding gate electrodes having different gate lengths or different gate widths to solve the above problem, and to provide a semiconductor device manufacturing method fully siliciding gate electrodes independent of the gate lengths or different gate widths.
- a semiconductor device comprises a semiconductor substrate; a first gate insulation film formed on the semiconductor substrate; a second gate insulation film formed on the semiconductor substrate; a first gate electrode formed on the first gate insulation film and fully silicided; and a second gate electrode formed on the second gate insulation film and fully silicided, a gate length or a gate width of the second gate electrode being larger than that of the first gate electrode, and a thickness of the second gate electrode being smaller than that of the first gate electrode.
- a semiconductor device comprises a semiconductor substrate; a first gate insulation film formed on the semiconductor substrate; a second gate insulation film formed on the semiconductor substrate; a first gate electrode formed on the first gate insulation film and fully silicided; and a second gate electrode including a plurality of sub-gate electrodes formed on the second gate insulation film, the second gate electrode having a gate length or a gate width larger than that of the first gate electrode, wherein the plurality of sub-gate electrodes are fully silicided.
- a semiconductor device comprises a semiconductor substrate; a first gate insulation film formed on the semiconductor substrate; a second gate insulation film formed on the semiconductor substrate; a first gate electrode formed on the first gate insulation film and fully silicided; a second gate electrode including particles and provided on the second gate insulation film and fully silicided, the area of the semiconductor substrate occupied by the second gate electrode being larger than that of the first gate electrode.
- a method of manufacturing a semiconductor device comprises preparing a semiconductor substrate having a first surface region and a second surface region; epitaxially growing a semiconductor region on the second surface region; forming a first gate insulation film on the first surface region and forming a second gate insulation film on the semiconductor region; forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film, the second gate electrode having a height equal to that of the first gate electrode and having a width larger than that of the first gate electrode; depositing a metal film on the first gate electrode and on the second gate electrode; and fully siliciding the first gate electrode and the second gate electrode.
- a method of manufacturing a semiconductor device comprises preparing a semiconductor substrate having a first surface region and a second surface region; etching the semiconductor substrate of the first surface region; forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film; forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film, the second gate electrode having a height equal to that of the first gate electrode and having a width larger than that of the first gate electrode; covering source and drain diffusion layers or suicide electrodes with an interlayer insulation film, the source and drain diffusion layers or the silicide electrodes being formed on both sides of the first gate electrode and on both sides of the second gate electrode; polishing the interlayer insulation film to expose the upper surface of the first gate electrode and the upper surface of the second gate electrode; depositing a metal film on the first gate electrode and on the second gate electrode; and fully siliciding the first gate electrode and the second gate electrode.
- a method of manufacturing a semiconductor device comprises preparing a semiconductor substrate having a first surface region and a second surface region; forming a first gate insulation film on the first surface region and forming a second gate insulation film on the second surface region; depositing a gate electrode material on the first and second gate insulation films; etching the gate electrode material on the first gate insulation film to form a first gate electrode and etching the gate electrode material on the second gate insulation film to form a second gate electrode which includes a plurality of sub-gate electrodes arranged on the second gate insulation film and which occupies an area larger than an area occupied by the first gate electrode on the semiconductor substrate; depositing a metal film on the first gate electrode and the second gate electrode; and fully siliciding the first gate electrode and the second gate electrode.
- FIG. 1 is a sectional diagram of a semiconductor device 100 according to the first embodiment of the present invention.
- FIG. 2 is a sectional diagram showing a manufacturing method of the semiconductor device 100 according to the first embodiment
- FIG. 3 is a sectional diagram following FIG. 2 ;
- FIG. 4 is a sectional diagram following FIG. 3 ;
- FIG. 5 is a sectional diagram following FIG. 4 ;
- FIG. 6 is a sectional diagram of a semiconductor device 200 according to the second embodiment of the present invention.
- FIG. 7 is a sectional diagram showing a manufacturing method of the semiconductor device 200 according to the second embodiment.
- FIG. 8 is a sectional diagram following FIG. 7 ;
- FIG. 9 is a sectional diagram following FIG. 8 ;
- FIG. 10 is a sectional diagram following FIG. 9 ;
- FIG. 11 is a sectional diagram of a semiconductor device 300 according to the third embodiment of the present invention.
- FIG. 12 is a sectional diagram showing a manufacturing method of the semiconductor device 300 according to the third embodiment.
- FIG. 13 is a sectional diagram following FIG. 12 ;
- FIG. 14 is a sectional diagram following FIG. 13 ;
- FIG. 15 is a sectional diagram following FIG. 14 ;
- FIG. 16 is a sectional diagram of a semiconductor device 400 according to a fourth embodiment of the present invention.
- FIG. 17 is a sectional diagram showing a second manufacturing method of the semiconductor device 400 ;
- FIG. 18 is a sectional diagram following FIG. 17 ;
- FIG. 19 is a sectional diagram following FIG. 18 ;
- FIG. 20 is a sectional diagram following FIG. 19 ;
- FIG. 21 is a sectional diagram of a semiconductor device 500 according to a fifth embodiment of the present invention.
- FIG. 22 is a sectional diagram showing a manufacturing method of the semiconductor device 500 ;
- FIG. 23 is a sectional diagram following FIG. 22 ;
- FIG. 24 is a sectional diagram following FIG. 23 ;
- FIG. 25 is a sectional diagram following FIG. 24 ;
- FIG. 26 is a sectional diagram of a semiconductor device 600 according to a sixth embodiment of the present invention.
- FIG. 27 is a sectional diagram showing a manufacturing method of the semiconductor device 600 ;
- FIG. 28 is a sectional diagram following FIG. 27 ;
- FIG. 29 is a sectional diagram following FIG. 28 ;
- FIG. 31 is a sectional diagram of a semiconductor device 700 according to a seventh embodiment of the present invention.
- FIG. 32 is a sectional flow diagram showing a manufacturing method of the semiconductor device 700 ;
- FIG. 34 is a sectional diagram of a semiconductor device 800 according to an eighth embodiment of the present invention.
- FIG. 36 is a sectional diagram of a semiconductor device 1000 according to a tenth embodiment of the present invention.
- constituent elements consisting of p-type semiconductor may be replaced with elements consisting of n-type semiconductor
- constituent elements consisting of n-type semiconductor may be replaced with elements consisting of p-type semiconductor.
- the semiconductor device 100 includes a semiconductor substrate 5 , a source-drain silicide layer 10 , an STI (Shallow Trench Isolation) 20 , a side wall 30 , a source-drain diffusion layer 40 , a first gate insulation film 51 , a second gate insulation film 52 , a first gate electrode 11 , and a second gate electrode 12 .
- STI Shallow Trench Isolation
- the STI 20 performs device isolation between the MIS transistors 101 and 102 .
- the first gate insulation film 51 and the second gate insulation film 52 are formed on the surface of the semiconductor substrate 5 .
- the first gate electrode 11 is formed on the first gate insulation film 51 .
- the second gate electrode 12 is formed on the second gate insulation film 52 .
- the gate length of the second gate electrode 12 is larger than the gate length of the first gate electrode 11 , and the gate width of the second gate electrode 12 is equal to the gate width of the first gate electrode 11 . Therefore, when viewed from above the surface of the semiconductor substrate 5 , the surface area of the second gate electrode 12 is larger than the surface area of the first gate electrode 11 . In other words, an area of the semiconductor substrate 5 occupied by the second gate electrode 12 is larger than that of the first gate electrode 11 .
- the thickness of the first gate electrode 11 is larger than that of the second gate electrode 12 . This is because the resistance of the first gate electrode 11 is prevented from being considerably higher than that of the resistance of the second gate electrode 12 .
- the semiconductor substrate 5 is, e.g., a p-type silicon substrate.
- the thicknesses of the first and second gate insulation films 51 and 52 are preferably 2 nm or less, for example.
- the first and second gate insulation films 51 and 52 may be silicon oxide films, for example.
- the first and second gate insulation films 51 and 52 may be high-dielectric-constant insulation films having dielectric constants higher than that of a silicon oxide film.
- the first and second gate insulation films 51 and 52 may consist of Si 3 N 4 , Al 2 O 3 , Ta 2 O 5 , TiO 2 , La 2 O 5 , CeO 2 , ZrO 2 , HfO 2 , SrTiO 3 , Pr 2 O 3 , or the like.
- the first and second gate insulation films 51 and 52 may consist of materials such as Zr silicate or Hf silicate obtained by mixing metal ions in silicon oxides and may consist of a material obtained by mixing these materials (e.g. Zr silicate and Hf silicate).
- the first and second gate insulation films 51 and 52 may consist of a material such as HfSiON obtained by mixing nitrogen in a high-dielectric-constant insulation film. When nitrogen is mixed in the high-dielectric-constant insulation film, the heat resistance of the gate insulation film is improved. Therefore, a gate electrode structure can be easily manufactured.
- the gate length of the first gate electrode is shorter than 50 nm, and the gate length of the second gate electrode is longer than 50 nm.
- the source-drain layer 40 is formed to sandwich the first and second gate electrodes 11 and 12 .
- the source-drain layer 40 consists of a high-concentration n-type semiconductor, for example.
- the nickel silicide layer 10 is formed on the upper portion of the source-drain layer 40 .
- the nickel silicide layer 10 consists of nickel silicide and connects the source-drain layer 40 to a source-drain electrode (not shown) with a low resistance.
- the side walls 30 are adjacently formed on the side walls of the first gate electrode 11 and the second gate electrode 12 , respectively.
- the side wall 30 is constituted by a silicon oxide film or a silicon nitride film, for example.
- the semiconductor device 100 has gate lengths different from each other and includes a plurality of gate electrodes which are fully silicided.
- the semiconductor substrate 5 having a first surface region R 1 and a second surface region R 2 is prepared.
- a trench is formed in a device isolation region, and a silicon oxide film is filled in the trench.
- the STI 20 is formed.
- the first surface region R 1 is covered with a hard mask material 72 , which consists of e.g. silicon nitride to expose only the second surface region R 2 .
- a silicon thermal oxide film and a polysilicon film are continuously formed. At this time, the thickness of the deposited polysilicon film is about 20 nm.
- the second gate insulation film 52 and a second gate electrode 62 are formed.
- the second gate electrode 62 is micropatterned by using a slimming technique to make the gate length of the second gate electrode 62 about 100 nm.
- the hard mask material 72 is removed by, e.g., heated phosphoric acid or the like.
- the side walls 30 are formed on the side walls of the first and second gate electrodes 61 and 62 , respectively.
- the source-drain layer 40 is formed. In order to form the source-drain layer 40 , ion implantation or plasma doping may be used. Subsequently, nickel is deposited on the entire surface of the semiconductor substrate 5 . At this time, the thickness of the nickel film is about 12 nm.
- the thickness of the nickel film required for full-siliciding the second gate electrode 62 is about 0.55 times of the thickness of the polysilicon of the second gate electrode 62 . More specifically, the thickness of the nickel film may be smaller than almost half of the thickness of the polysilicon of the second gate electrode 62 . Therefore, in this embodiment, the thickness of the nickel film may be about 12 nm.
- Lamp annealing is executed at 450° for 60 seconds.
- the first gate electrode 61 is fully silicided by the reverse thin-line effect.
- the second gate electrode 62 is fully silicided because the second gate electrode 62 has a sufficiently small thickness. In this manner, the first and second gate electrodes 11 and 12 which are fully silicided are formed.
- the source-drain silicide layer 10 may be formed.
- a plurality of gate electrodes having different gate lengths can be fully silicided in the same steps.
- FIG. 6 is a sectional diagram of a semiconductor device 200 according to the second embodiment of the present invention.
- an MIS transistor 102 is formed on a semiconductor region 90 formed on a semiconductor substrate 5 . Therefore, the bottom surface of the second gate electrode 12 is set at a higher level from the surface 7 of the semiconductor substrate 5 than the bottom surface of the first gate electrode 11 .
- the upper surface of the second gate electrode 12 can be set at a level equal to the upper surface of the first gate electrode 11 , and the thickness of the second gate electrode 12 is smaller than the thickness of the first gate electrode 11 .
- the other constitution in the second embodiment may be the same as that in the first embodiment.
- the semiconductor region 90 consists of, e.g., silicon single crystal.
- the thickness of the semiconductor region 90 may be equal to a difference between the thickness of the first gate electrode 11 and the thickness of the second gate electrode 12 .
- the thickness of the semiconductor region 90 is 60 nm.
- the level of the upper surface of the second gate electrode 12 and the level of the upper surface of the first gate electrode 11 are made equal to each other to make it possible to easily execute CMP (Chemical-Mechanical Polishing) in manufacturing of the semiconductor device 200 .
- FIGS. 7 to 10 are sectional flow diagrams showing a flow of a manufacturing method of the semiconductor device 200 according to the second embodiment. The manufacturing method of the semiconductor device 200 will be described below with reference to FIGS. 7 to 10 .
- the semiconductor region 90 is formed in a second surface region R 2 of the semiconductor substrate 5 .
- the thickness of the semiconductor region 90 is about 60 nm, for example.
- the STI 20 is formed in the same manner as that of the first embodiment.
- the silicon thermal oxide films 51 and 52 and a polysilicon film 60 are continuously formed.
- the surface of the polysilicon film 60 is planarized by using CMP. In this manner, the levels of the upper surfaces of the first and second gate electrodes 61 and 62 can be made equal to each other.
- the side wall 30 and the source-drain diffusion layer 40 are formed same as in the first embodiment.
- Nickel is deposited on the entire surface of the semiconductor substrate 5 .
- the thickness of the nickel film is about 8 nm.
- the source-drain silicide layer 10 is formed on the upper portion of the source-drain layer 40 by using lamp annealing.
- the upper portions of the first and second gate electrodes 11 , 12 are also silicided.
- An insulating interlayer 92 is deposited on the entire surface of the semiconductor substrate 5 .
- the insulating interlayer 92 consists of, for example, BPSG. Subsequently, the insulating interlayer 92 is planarized by using CMP to expose the upper surfaces of the first and second gate electrode.
- a nickel film 80 is deposited on the entire surface of the semiconductor substrate 5 .
- the thickness of the nickel film 80 may be smaller than the nickel film in the first embodiment. Therefore, the thickness of the nickel film may be about 20 nm, for example.
- lamp annealing is executed at 450° C. for 60 seconds.
- the first gate electrode 61 is fully silicided by a reverse thin-line effect.
- the second gate electrode 62 is fully silicided because the second gate electrode 62 is sufficiently thin.
- the upper surfaces of the first and second gate electrodes 61 and 62 can be exposed while covering the source-drain layer 40 with the insulating interlayer 92 . Therefore, the silicidation step of the source-drain silicide layer 10 and the silicidation step of the first and second gate electrodes 11 and 12 can be executed as different steps.
- the position of the bottom surface of the second gate electrode 12 is raised by the semiconductor region 90 .
- the levels of the upper surfaces of the first and second gate electrodes 11 and 12 are made equal to each other.
- the semiconductor substrate 5 of the first surface region R 1 may be etched to lower the position of the bottom surface of the first gate electrode 11 .
- the levels of the upper surfaces of the first and second gate electrodes 11 and 12 can be made equal to each other.
- FIG. 11 is a sectional diagram of a semiconductor device 300 according to the third embodiment of the present invention.
- a second gate electrode 12 includes a plurality of sub-gate electrodes 301 and a plurality of inter-electrode insulation films 302 .
- the plurality of sub-gate electrodes 301 are parallel formed on a second gate insulation film.
- the inter-electrode insulation film 302 is formed between the adjacent sub-gate electrodes 301 . Therefore, the sub-gate electrodes 301 and the inter-electrode insulation films 302 are alternately formed to give the appearance that the sub-gate electrodes 301 and the inter-electrode insulation films 302 have a striped shape on the section or the upper surface.
- the gate length of the first gate electrode 11 is 20 nm, for example.
- the gate length of the second gate electrode 12 is 120 nm, for example.
- the width of the sub-gate electrode 301 is 20 nm, for example.
- the width of the inter-electrode insulation film 302 is 5 nm, for example.
- the five sub-gate electrodes 301 are arranged, and the four inter-electrode insulation films 302 are arranged between these sub-gate electrodes 301 .
- the heights of the first gate electrode 11 and the second gate electrode 12 are, for example, 50 nm each.
- the other configuration in the third embodiment may be the same as that in the first embodiment.
- both the first and second gate electrodes 11 and 12 can be fully silicided.
- FIGS. 12 to 15 are sectional flow diagrams showing a flow of a manufacturing method of the semiconductor device 300 according to the third embodiment. The manufacturing method of the semiconductor device 300 will be described below with reference to FIGS. 12 to 15 .
- the STI 20 is formed in the same manner as that in the first embodiment.
- the silicon thermal oxide films 51 and 52 and the polysilicon film 60 are continuously formed. At this time, the thickness of the deposited polysilicon film is about 50 nm.
- the first gate electrode 61 and the sub-gate electrodes 351 are formed by using a photolithography technique and an RIE method. At this time, the first gate electrode 61 and the sub-gate electrodes 351 are micropatterned by using a slimming technique to their widths about 20 nm. An interval between the adjacent sub-gate electrodes 351 is 5 nm. In this manner, the lengths of the first gate electrode 61 and the sub-gate electrodes 351 in directions of channel lengths of these electrodes are made equal to each other, therefore, the first gate electrode 61 and the sub-gate electrodes 351 can be easly etched.
- An insulating material 31 is deposited on the entire surface of the semiconductor substrate 5 .
- the insulating material 31 is a silicon oxide film, for example.
- the insulating material 31 is etched by using the RIE method. At this time, as shown in FIG. 14 , the side wall 30 is formed, and the inter-electrode insulation film 302 is formed between the sub-gate electrodes 351 .
- the source-drain layer 40 is formed in the same manner as in the first embodiment. As shown in FIG. 14 , a nickel film 80 is deposited on the entire surface of the semiconductor substrate 5 .
- the thickness of hte nickel film 80 may be about 12 nm.
- lamp annealing is executed 450° C. for 60 seconds.
- the first gate electrode 61 and the plurality of sub-gate electrodes 351 are fully silicided by a reverse thin-line effect.
- the first gate electrode 11 and the sub-gate electrodes 301 which are fully silicided can be obtained.
- the first and second gate electrodes 11 and 12 are fully silicided by the reverse thin-line effect. In this manner, the thicknesses of the first and second gate electrodes 11 and 12 can be made equal to each other. As a result, the first and second gate electrodes 11 and 12 can be formed by using a common process.
- the plurality of sub-gate electrodes 301 are electrically connected by pads or the like. Since an interval between the adjacent sub-gate electrodes 301 is very small, i.e., about 5 nm, a channel is not disconnected in an operation of the MIS transistor 102 .
- FIG. 16 is a sectional diagram of a semiconductor device 400 according to a fourth embodiment of the present invention.
- a second gate electrode 12 has a silicide layer 401 on a gate insulation film between adjacent sub-gate electrodes 301 .
- the silicide layer 401 consists of nickel silicide, for example.
- the thickness of the suicide layer 401 is 5 nm, for example.
- the other configuration in the fourth embodiment may be the same as that in the third embodiment.
- the silicide layer 401 is uniformly formed near a second gate insulation film 52 . In this manner, controllability of the work function of the second gate electrode 12 is improved. In addition, the fourth embodiment has the same effect as that of the third embodiment.
- a first manufacturing method according to the fourth embodiment may be almost the same as the manufacturing method of the third embodiment.
- FIGS. 12 and 13 when a polysilicon film 60 is etched, polysilicon is still remained between the sub-gate electrodes 351 when the first gate electrode 61 is formed.
- the polysilicon film 60 is further etched to remove polysilicon between the sub-gate electrodes 351 .
- the etching is stopped while polysilicon is remained between the sub-gate electrodes 351 .
- the left polysilicon is silicided simultaneously with the sub-gate electrodes 351 to make it possible to obtain a silicide layer 401 .
- FIGS. 17 to 20 are sectional flow diagrams showing a flow of a second manufacturing method of the semiconductor device 400 .
- the second manufacturing method of the semiconductor device 400 will be described below with reference to FIGS. 17 to 20 .
- the STI 20 is formed as in the first embodiment.
- the silicon thermal oxide films 51 and 52 are formed.
- the first surface region is masked, and the second surface region is exposed by using a photolithography technique and an RIE method.
- the silicide layer 401 is deposited by CVD to have a thickness of about 5 nm.
- a polysilicon film 60 is deposited by the CVD. At this time, the thickness of the deposited polysilicon film is about 50 nm. Thereafter, the surface of the polysilicon film 60 may be planarized.
- the first gate electrode 61 and the sub-gate electrodes 351 are formed. At this time the first gate electrode 61 and the sub-gate electrodes 351 must be formed in different steps, respectively. This is because amounts of etching of the first gate electrode 61 and the sub-gate electrode 351 are different from each other, since the thickness of the first gate electrode 61 is different from the thickness of the sub-gate electrode 351 .
- the second surface region R 2 is masked, the first surface region R 1 is exposed.
- RIE is executed by using the first gate insulation film 51 as an end point to etch the polysilicon film 60 in the first surface region R 1 .
- the first gate electrode 61 is formed.
- the first surface region R 1 is masked, and the second surface region R 2 is exposed by using the photolithography technique.
- RIE is executed by using the silicide layer 401 as an end point to etch the polysilicon film 60 in the second surface region R 2 . Therefore, the sub-gate electrodes 351 are formed.
- the insulating material 31 is deposited on the entire surface of the semiconductor substrate 5 .
- the insulating material 31 is a silicon oxide film, for example.
- the insulating material 31 is etched by using the RIE method. At this time, as shown in FIG. 19 , the side wall 30 is formed, and the inter-electrode insulation film 302 is formed between the sub-gate electrodes 351 .
- the source-drain layer 40 is formed as in the first embodiment. Furthermore, the nickel film 80 is deposited on the entire surface of the semiconductor substrate 5 . The thickness of the nickel film 80 may be about 12 nm.
- a lamp annealing is executed at 450° C. for 60 seconds.
- the first gate electrode 61 and the plurality of sub-gate electrodes 351 are fully silicided by a reverse thin-line effect.
- the first gate electrode 11 and the sub-gate electrodes 301 which are fully silicided can be obtained.
- both the first and second gate electrodes 11 and 12 are fully silicided by the reverse thin-line effect. Furthermore, the plurality of sub-gate electrodes 301 are electrically connected by the silicide layer 401 .
- the plurality of sub-gate electrodes 301 in the second gate electrode 12 can be reliably electrically connected on the second gate insulation film 52 . In this manner, controllability of the work function of the second gate electrode 12 is improved.
- FIG. 21 is a sectional diagram of a semiconductor device 500 according to a fifth embodiment of the present invention.
- a second gate electrode 12 has a two-layer structure, the position of the bottom surface of a first gate electrode 11 is raised by a semiconductor region 502 .
- a silicide layer 501 is formed on a second gate insulation film 52 .
- Sub-gate electrodes 301 and inter-electrode insulation films 302 are formed on the upper portion of the second gate electrode 12 . Since the sub-gate electrodes 301 is formed on the silicide layer 501 , in order to make the levels of the upper surfaces of the sub-gate electrodes 301 and the first gate electrode 11 equal to each other, the semiconductor region 502 is formed on the semiconductor substrate 5 in a first surface region R 1 .
- the thickness of the semiconductor region 502 is almost equal to the thickness of the silicide layer 501 .
- the thickness of the first gate electrode 11 can be made equal to the thickness of the sub-gate electrode 301 .
- the first gate electrode 11 and the sub-gate electrodes 301 can be simultaneously formed in the same process.
- the other configuration in the fifth embodiment may be the same as that in the fourth embodiment.
- the fifth embodiment has the same effect as that in the fourth embodiment.
- FIGS. 22 to 25 are sectional flow diagrams showing a flow of a manufacturing method of the semiconductor device 500 .
- the manufacturing method of the semiconductor device 500 will be described below with reference to FIGS. 22 to 25 .
- the first surface region is masked, and a second surface region is exposed.
- the suicide layer 401 is deposited by CVD to have a thickness of about 5 nm.
- the STI 20 is formed in the same manner as that in the first embodiment.
- the silicon thermal oxide films 51 and 52 and the polysilicon film 60 are continuously formed. If the surface of the polysilicon film 60 is not flat, the surface of the polysilicon film 60 is planarized by CMP.
- the first gate electrode 61 and the sub-gate electrodes 351 are formed. At this time, when the first gate insulation film 51 is exposed, and when polysilicon is remained on the second gate insulation film 52 , the etching is stopped. In this manner, a polysilicon layer 63 can be remain on the second gate insulation film 52 . According to the method of the embodiment, the first gate electrode 61 and the sub-gate electrodes 351 having equal levels from the surface of the semiconductor substrate 5 can be simultaneously formed.
- the insulating material 31 is deposited on the entire surface of the semiconductor substrate 5 .
- the insulating material 31 is a silicon oxide film, for example.
- the insulating material 31 is etched by using an RIE method. At this time, as shown in FIG. 24 , the side wall 30 is formed, and the inter-electrode insulation film 302 are formed between the sub-gate electrodes 351 .
- the source-drain layer 40 is formed in the same manner as in the first embodiment. Furthermore, the nickel film 80 is deposited on the entire surface of the semiconductor substrate 5 .
- a lamp annealing is executed at 450° C. for 60 seconds.
- the first gate electrode 61 , the plurality of sub-gate electrodes 351 , and the polysilicon layer 63 are fully silicided by a reverse thin-line effect.
- a first gate electrode 11 , sub-gate electrodes 301 , and a silicide layer 401 which are fully silicided can be obtained.
- the first gate electrode 61 and the sub-gate electrodes 351 can be simultaneously formed, and the plurality of sub-gate electrodes 301 in the second gate electrode 12 can be reliably electrically connected on the second gate insulation film 52 . In this manner, the controllability of the work function of the second gate electrode 12 is improved.
- FIG. 26 is a sectional diagram of a semiconductor device 600 according to a sixth embodiment of the present invention.
- insulating particles 601 are arranged in a second gate electrode 12 .
- the thickness (height) of the second gate electrode 12 may be equal to that of a first gate electrode 11 .
- the thicknesses of the first and second gate electrodes 11 and 12 are 50 nm each.
- the other configuration in the sixth embodiment may be the same as that in the first embodiment.
- the gate length of the second gate electrode 12 is 100 nm, and when the thickness of the second gate electrode 12 is 50 nm, the diameters of the insulating particles 601 are 5 nm to 10 nm.
- the insulating particles 601 consist of a silicon oxide, for example.
- the insulating particles 601 are arranged in the second gate electrode 12 to decrease the substantial volume of the second gate electrode 12 . Therefore, a reverse thin-line effect is accelerated in the second gate electrode 12 . As a result, the first and second gate electrodes 11 and 12 can be simultaneously fully silicided. Furthermore, the thickness of the second gate electrode 12 is equal to the thickness of the first gate electrode 11 and relatively large, so that resistance against to a short-circuit phenomenon between the gate and the source/drain can be higher.
- FIGS. 27 to 30 are sectional flow diagrams showing a flow of a manufacturing method of the semiconductor device 600 .
- the manufacturing method of the semiconductor device 600 will be described below with reference to FIGS. 27 to 30 .
- the STI 20 is formed as in the first embodiment.
- the silicon thermal oxide films 51 and 52 and the polysilicon film 60 are continuously formed.
- the first surface region R 1 is covered with a photoresist 120 by using a photolithography technique to expose only the second surface region R 2 .
- Oxygen is ion-implanted into the polysilicon film 60 in the second surface region R 2 .
- implantation energy of oxygen must be relatively lowered to prevent the second gate insulation film 52 from being damaged.
- An acceleration voltage of the oxygen ions is controlled to uniformly implant the oxygen ions into the second gate insulation film 52 .
- Heat treatment is performed at about 1000° C. to uniformly form the insulating particles 601 in the polysilicon film 60 of the second surface region R 2 .
- the polysilicon film 60 is etched by using an RIE method. In this manner, as shown in FIG. 28 , the first gate electrode 61 and the second gate electrode 62 are simultaneously formed.
- the side wall 30 and the source-drain layer 40 are formed in the same manner as in the first embodiment. Furthermore, the nickel film 80 is deposited on the entire surface of the semiconductor substrate 5 . The thickness of the nickel film 80 is about 12 nm. Subsequently, a lamp annealing is executed a 450° C. for 60 seconds. Since the second gate electrode 62 includes the insulating particles 601 , the substantial volume of the second gate electrode 62 decreases. In this manner, as shown in FIG. 30 , not only the first gate electrode 61 , but also the second gate electrode 62 are similarly fully silicided by the reverse thin-line effect. As a result, the first and second gate electrodes 11 and 12 which are fully silicided can be obtained.
- FIG. 31 is a sectional diagram of a semiconductor device 700 according to a seventh embodiment of the present invention.
- the seventh embodiment is different from the second embodiment in that in place of the insulating particles 601 , cavities 701 are formed in the second gate electrode 12 .
- the other configuration of the seventh embodiment is the same as that in the sixth embodiment.
- the density of the second gate electrode 12 is almost a half the density of the first gate electrode 11 because the second gate electrode 12 includes the cavities 701 .
- the density of the first gate electrode 11 is equal to that of a bulk of nickel suicide, for example, 4.55 ⁇ 10 20 cm ⁇ 3 .
- FIGS. 32 and 33 are sectional flow diagrams showing a flow of a manufacturing method of the semiconductor device 700 .
- the manufacturing method of the semiconductor device 700 will be described below with reference to FIGS. 32 and 33 .
- the STI 20 is formed as in the first embodiment.
- the silicon thermal oxide films 51 and 52 and the polysilicon film 60 are continuously formed.
- the first surface region R 1 is covered with a photoresist 120 by a photolithography technique to expose only the second surface region R 2 .
- a porous siliconizing process is performed to the polysilicon film 60 .
- the polysilicon film 60 is dipped in a liquid mixture of hydrogen fluoride and hydrogen peroxide. In this manner, the polysilicon film 60 is etched in grain boundaries to form cavities 702 in the polysilicon film 60 . That is, the polysilicon film 60 in the second surface region R 2 is made porous.
- the density of the polysilicon film 60 in the second surface region R 2 is made almost half the density of the polysilicon film 60 in the first surface region R 1 .
- the polysilicon film 60 is etched by using an RIE method. In this manner, as shown in FIG. 33 , the first gate electrode 61 and the second gate electrode 62 are simultaneously formed.
- the side wall 30 and the source-drain layer 40 are formed. Furthermore, the nickel film 80 is deposited on the entire surface of the semiconductor substrate 5 to execute a lamp annealing. Since the second gate electrode 62 includes the cavities 701 , the substantial volume of the second gate electrode 62 decreases. Therefore, not only the first gate electrode 61 , but also the second gate electrode 62 are simultaneously fully silicided by a reverse thin-line effect. As a result, as shown in FIG. 31 , the first and second gate electrodes 11 and 12 which are fully silicided can be obtained.
- the seventh embodiment has the same effect as that in the sixth embodiment.
- FIG. 34 is a sectional diagram of a semiconductor device 800 according to an eighth embodiment of the present invention.
- the eighth embodiment is different from the first embodiment in that a metal source/drain layer 45 also functions as a source/drain diffusion layer. Therefore, the semiconductor device 800 has no source-drain layer 40 .
- the other configuration in the eighth embodiment may be the same as that in the first embodiment.
- the first embodiment is applied to an n-type Schottky MIS transistor.
- the metal source/drain layer 45 consists of a rare earth metal typified by erbium (Er) or silicide containing such a metal. This is because the rare earth metal typified by erbium (Er) has a high Schottky barrier to electrons. In this manner, a source-drain resistance decreases.
- the first and second gate electrodes 11 and 12 consist of suicide containing the same rare earth metal as that in the metal source/drain layer 45 . In this manner, the work functions of the first and second gate electrodes 11 and 12 are almost equal to the work function of n-type polysilicon which is popularly applied as a gate electrode at the present. As a result, a current circuit design need not be largely changed.
- FIG. 35 is a sectional diagram of a semiconductor substrate 900 according to a ninth embodiment of the present invention.
- the ninth embodiment is different from the eighth embodiment in that a high-concentration layer 47 is formed around the metal source/drain layer 45 .
- the high-concentration layer 47 has an impurity concentration higher than that of a well diffusion layer formed on the semiconductor substrate 900 or the semiconductor substrate 5 .
- the high-concentration layer 47 has a thickness smaller than that of the metal source/drain layer 45 .
- the high-concentration layer 47 contains, for example, phosphorous (P), arsenic (As), or boron (B) as an impurity.
- the high-concentration layer 47 desirably has an impurity concentration of about 10 20 cm ⁇ 3 or more and a thickness of about 10 nm or less.
- the impurity concentration of the high-concentration layer 47 may be about 10 20 cm ⁇ 3 or more, and the thickness of the side wall 30 may be about 10 nm or less.
- the other configuration in the ninth embodiment is the same as that in the eighth embodiment.
- a mid-gap metal such as cobalt silicide or nickel silicide can also be used. This is because the high-concentration layer 47 is arranged around the metal source/drain layer 45 to lower a Schottky barrier between the source/drain layer and the semiconductor substrate 5 .
- impurity is shallowly implanted by ion implantation or the like in advance, and a metal is sputtered, and then silicidation is performed. In this manner, an impurity which is present in a portion of the metal source/drain layer 45 is segregated around the metal source/drain layer 45 during the silicidation. For example, the segregation of the impurity can form the high-concentration layer 47 .
- the eighth and ninth embodiments can be applied to any one of the first to seventh embodiments.
- the above embodiments can be applied to a complete-depletion type transistor using SOI or a three-dimensional device typified by an FiNFET.
- a three-dimensional device such as an FiNFET
- the embodiments are effective.
- FIG. 36 is a sectional diagram of a semiconductor device 1000 according to a tenth embodiment of the present invention.
- a first gate electrode 11 consists of Ni 2 Si.
- the thickness (height) of a second gate electrode 12 is equal to that of the first gate electrode 11 .
- the thickness of the second gate electrode 12 is 50 nm, for example.
- the other configuration in the tenth embodiment may be the same as that in the first embodiment.
- the first gate electrode 11 having a small gate length is changed into Ni 2 Si by a reverse thin-line effect.
- the work function increases as a nickel content increases. Therefore, in the silicidation step, the thickness of the nickel film is controlled to make it possible to control the work function.
- a nickel film 80 having a thickness of 50 nm or more is deposited on first and second gate electrodes 61 and 62 each having a thickness of 50 nm.
- the thickness of the nickel film 80 is preferably equal to or larger than the thicknesses (heights) of the first and second gate electrodes 61 and 62 . This is because the second gate electrode 62 can be changed into NiSi 2 and the first gate electrode 61 can be changed into NiSi or Ni 2 Si.
- germanium is added to only the first gate electrode 11 .
- the germanium may be added by using polycrystalline SiGe in place of a polysilicon layer 31 or by implanting germanium ions into the polysilicon layer.
- germanium is concentrated toward a first gate insulation film 51 in the first gate electrode 11 . Therefore, the Ni(SiGe) layer 16 is formed on the first gate insulation film 51 . For this reason, a reverse thin-line effect can be suppressed.
- the work function of the gate electrode can be controlled by controlling the germanium content.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
Abstract
A semiconductor device includes a semiconductor substrate; a first gate insulation film formed on the semiconductor substrate; a second gate insulation film formed on the semiconductor substrate; a first gate electrode formed on the first gate insulation film and fully silicided; and a second gate electrode formed on the second gate insulation film and fully silicided, a gate length or a gate width of the second gate electrode being larger than that of the first gate electrode, and a thickness of the second gate electrode being smaller than that of the first gate electrode.
Description
- This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. 2005-19293, filed on Jan. 27, 2005, the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor device and a method of manufacturing the semiconductor device.
- 2. Background Art
- In order to obtain a high-performance CMIS device, micropatterning of devices advances. With the micropatterning of devices, gate oxide films are reduced in thickness. when a gate electrode consists of polysilicon, a reduction in thickness of the gate oxide film disadvantageously depletes a gate electrode in switching of a gate electrode. When the thickness of the gate oxide film is lower than 1 nm, a percentage of a depletion capacity of the gate electrode to the capacity of the gate oxide film reaches 30%.
- In order to cope with this problem, a technique used in a gate electrode consisting of a metal is proposed in place of a gate electrode consisting of polysilicon. For example, an FUSI (Fully-Silicide Gate) technique that completely suicides a gate electrode is known (see M. Kakumu et al., VLSI Tech. Dig. (1984), p. 30).
- However, it is known that, when gate electrodes having various gate lengths or gate widths are formed on the same semiconductor substrate, all the gate electrodes cannot be easily fully silicided (see J. Kedzierski et al., IEDM Tech. Dig. (2003)). A gate electrode having a small gate length or a small gate width can be easily fully silicided due to a reverse thin-line effect. However, in contrast to this, a gate electrode having a large gate length and a large gate width tends to be silicided. In particular, since nickel has a large diffusion coefficient on an interface between the gate electrode and a side wall, the reverse thin-line effect becomes conspicuous. When a gate electrode, which is fully silicided, and a gate electrode, which is not fully silicided, are arranged on the same chip, the operation of the semiconductor device disadvantageously fluctuates.
- The gate electrodes having different gate lengths or gate widths can be fully silicided by silicidation steps adapted to gate electrodes are repeated. However, such a method makes manufacturing processes cumbersome and elongates a manufacturing period. As a result, the cost of the semiconductor increases.
- Therefore, a semiconductor device obtained by fully siliciding gate electrodes having different gate lengths or different gate widths to solve the above problem is desired. Further, a semiconductor device manufacturing method fully siliciding gate electrodes independent of the gate lengths or different gate widths.
- An advantage of an aspect of the present invention is to provide a semiconductor device obtained by fully siliciding gate electrodes having different gate lengths or different gate widths to solve the above problem, and to provide a semiconductor device manufacturing method fully siliciding gate electrodes independent of the gate lengths or different gate widths.
- A semiconductor device according to an embodiment of the present invention comprises a semiconductor substrate; a first gate insulation film formed on the semiconductor substrate; a second gate insulation film formed on the semiconductor substrate; a first gate electrode formed on the first gate insulation film and fully silicided; and a second gate electrode formed on the second gate insulation film and fully silicided, a gate length or a gate width of the second gate electrode being larger than that of the first gate electrode, and a thickness of the second gate electrode being smaller than that of the first gate electrode.
- A semiconductor device according to an embodiment of the present invention comprises a semiconductor substrate; a first gate insulation film formed on the semiconductor substrate; a second gate insulation film formed on the semiconductor substrate; a first gate electrode formed on the first gate insulation film and fully silicided; and a second gate electrode including a plurality of sub-gate electrodes formed on the second gate insulation film, the second gate electrode having a gate length or a gate width larger than that of the first gate electrode, wherein the plurality of sub-gate electrodes are fully silicided.
- A semiconductor device according to an embodiment of the present invention comprises a semiconductor substrate; a first gate insulation film formed on the semiconductor substrate; a second gate insulation film formed on the semiconductor substrate; a first gate electrode formed on the first gate insulation film and fully silicided; a second gate electrode including particles and provided on the second gate insulation film and fully silicided, the area of the semiconductor substrate occupied by the second gate electrode being larger than that of the first gate electrode.
- A method of manufacturing a semiconductor device according to an embodiment of the present invention comprises preparing a semiconductor substrate having a first surface region and a second surface region; epitaxially growing a semiconductor region on the second surface region; forming a first gate insulation film on the first surface region and forming a second gate insulation film on the semiconductor region; forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film, the second gate electrode having a height equal to that of the first gate electrode and having a width larger than that of the first gate electrode; depositing a metal film on the first gate electrode and on the second gate electrode; and fully siliciding the first gate electrode and the second gate electrode.
- A method of manufacturing a semiconductor device according to an embodiment of the present invention comprises preparing a semiconductor substrate having a first surface region and a second surface region; etching the semiconductor substrate of the first surface region; forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film; forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film, the second gate electrode having a height equal to that of the first gate electrode and having a width larger than that of the first gate electrode; covering source and drain diffusion layers or suicide electrodes with an interlayer insulation film, the source and drain diffusion layers or the silicide electrodes being formed on both sides of the first gate electrode and on both sides of the second gate electrode; polishing the interlayer insulation film to expose the upper surface of the first gate electrode and the upper surface of the second gate electrode; depositing a metal film on the first gate electrode and on the second gate electrode; and fully siliciding the first gate electrode and the second gate electrode.
- A method of manufacturing a semiconductor device according to an embodiment of the present invention comprises preparing a semiconductor substrate having a first surface region and a second surface region; forming a first gate insulation film on the first surface region and forming a second gate insulation film on the second surface region; depositing a gate electrode material on the first and second gate insulation films; etching the gate electrode material on the first gate insulation film to form a first gate electrode and etching the gate electrode material on the second gate insulation film to form a second gate electrode which includes a plurality of sub-gate electrodes arranged on the second gate insulation film and which occupies an area larger than an area occupied by the first gate electrode on the semiconductor substrate; depositing a metal film on the first gate electrode and the second gate electrode; and fully siliciding the first gate electrode and the second gate electrode.
- A method of manufacturing a semiconductor device according to an embodiment of the present invention comprises preparing a semiconductor substrate having a first surface region and a second surface region; forming a first gate insulation film on the first surface region and forming a second gate insulation film on the second surface region; depositing a gate electrode material on the first and second gate insulation films; implanting oxygen into the gate electrode material on the second gate insulation film; annealing the gate electrode material to form particles in the gate electrode material on the second gate insulation film; forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film, the second gate electrode having a width larger than that of the first gate electrode; depositing a metal film on the first gate electrode and the second gate electrode; and fully siliciding the first gate electrode and the second gate electrode.
-
FIG. 1 is a sectional diagram of asemiconductor device 100 according to the first embodiment of the present invention; -
FIG. 2 is a sectional diagram showing a manufacturing method of thesemiconductor device 100 according to the first embodiment; -
FIG. 3 is a sectional diagram followingFIG. 2 ; -
FIG. 4 is a sectional diagram followingFIG. 3 ; -
FIG. 5 is a sectional diagram followingFIG. 4 ; -
FIG. 6 is a sectional diagram of asemiconductor device 200 according to the second embodiment of the present invention; -
FIG. 7 is a sectional diagram showing a manufacturing method of thesemiconductor device 200 according to the second embodiment; -
FIG. 8 is a sectional diagram followingFIG. 7 ; -
FIG. 9 is a sectional diagram followingFIG. 8 ; -
FIG. 10 is a sectional diagram followingFIG. 9 ; -
FIG. 11 is a sectional diagram of asemiconductor device 300 according to the third embodiment of the present invention; -
FIG. 12 is a sectional diagram showing a manufacturing method of thesemiconductor device 300 according to the third embodiment; -
FIG. 13 is a sectional diagram followingFIG. 12 ; -
FIG. 14 is a sectional diagram followingFIG. 13 ; -
FIG. 15 is a sectional diagram followingFIG. 14 ; -
FIG. 16 is a sectional diagram of asemiconductor device 400 according to a fourth embodiment of the present invention; -
FIG. 17 is a sectional diagram showing a second manufacturing method of thesemiconductor device 400; -
FIG. 18 is a sectional diagram followingFIG. 17 ; -
FIG. 19 is a sectional diagram followingFIG. 18 ; -
FIG. 20 is a sectional diagram followingFIG. 19 ; -
FIG. 21 is a sectional diagram of asemiconductor device 500 according to a fifth embodiment of the present invention; -
FIG. 22 is a sectional diagram showing a manufacturing method of thesemiconductor device 500; -
FIG. 23 is a sectional diagram followingFIG. 22 ; -
FIG. 24 is a sectional diagram followingFIG. 23 ; -
FIG. 25 is a sectional diagram followingFIG. 24 ; -
FIG. 26 is a sectional diagram of asemiconductor device 600 according to a sixth embodiment of the present invention; -
FIG. 27 is a sectional diagram showing a manufacturing method of thesemiconductor device 600; -
FIG. 28 is a sectional diagram followingFIG. 27 ; -
FIG. 29 is a sectional diagram followingFIG. 28 ; -
FIG. 30 is a sectional diagram followingFIG. 29 ; -
FIG. 31 is a sectional diagram of asemiconductor device 700 according to a seventh embodiment of the present invention; -
FIG. 32 is a sectional flow diagram showing a manufacturing method of thesemiconductor device 700; -
FIG. 33 is a sectional diagram followingFIG. 32 ; -
FIG. 34 is a sectional diagram of asemiconductor device 800 according to an eighth embodiment of the present invention; -
FIG. 35 is a sectional diagram of asemiconductor device 900 according to a ninth embodiment of the present invention; -
FIG. 36 is a sectional diagram of asemiconductor device 1000 according to a tenth embodiment of the present invention; and -
FIG. 37 is a sectional diagram of asemiconductor device 1100 according to an eleventh embodiment of the present invention. - Embodiments according to the present invention will be described below with reference to the accompanying drawings. The embodiments do not limit the present invention. In the following embodiments, constituent elements consisting of p-type semiconductor may be replaced with elements consisting of n-type semiconductor, constituent elements consisting of n-type semiconductor may be replaced with elements consisting of p-type semiconductor.
-
FIG. 1 is a sectional diagram of asemiconductor device 100 according to the first embodiment of the present invention.FIG. 1 shows twoMIS transistors MIS transistor 101 and theMIS transistor 102 are equal to each other. TheMIS transistors - The
semiconductor device 100 includes asemiconductor substrate 5, a source-drain silicide layer 10, an STI (Shallow Trench Isolation) 20, aside wall 30, a source-drain diffusion layer 40, a firstgate insulation film 51, a secondgate insulation film 52, afirst gate electrode 11, and asecond gate electrode 12. - The
STI 20 performs device isolation between theMIS transistors gate insulation film 51 and the secondgate insulation film 52 are formed on the surface of thesemiconductor substrate 5. Thefirst gate electrode 11 is formed on the firstgate insulation film 51. Thesecond gate electrode 12 is formed on the secondgate insulation film 52. - The gate length of the
second gate electrode 12 is larger than the gate length of thefirst gate electrode 11, and the gate width of thesecond gate electrode 12 is equal to the gate width of thefirst gate electrode 11. Therefore, when viewed from above the surface of thesemiconductor substrate 5, the surface area of thesecond gate electrode 12 is larger than the surface area of thefirst gate electrode 11. In other words, an area of thesemiconductor substrate 5 occupied by thesecond gate electrode 12 is larger than that of thefirst gate electrode 11. - The thickness of the
first gate electrode 11 is larger than that of thesecond gate electrode 12. This is because the resistance of thefirst gate electrode 11 is prevented from being considerably higher than that of the resistance of thesecond gate electrode 12. - The
semiconductor substrate 5 is, e.g., a p-type silicon substrate. The thicknesses of the first and secondgate insulation films gate insulation films gate insulation films gate insulation films gate insulation films gate insulation films - The
gate electrodes first gate electrode 11 is about 30 nm, and the gate length of thesecond gate electrode 12 is about 100 nm. The thickness (height) of thefirst gate electrode 11 is about 50 nm, and the thickness (height) of thesecond gate electrode 12 is about 20 nm. - It is reported that the reverse thin-line effect occurs when a gate length is 50 nm or less. Therefore, the gate length of the first gate electrode is shorter than 50 nm, and the gate length of the second gate electrode is longer than 50 nm.
- The source-
drain layer 40 is formed to sandwich the first andsecond gate electrodes drain layer 40 consists of a high-concentration n-type semiconductor, for example. Thenickel silicide layer 10 is formed on the upper portion of the source-drain layer 40. Thenickel silicide layer 10 consists of nickel silicide and connects the source-drain layer 40 to a source-drain electrode (not shown) with a low resistance. - The
side walls 30 are adjacently formed on the side walls of thefirst gate electrode 11 and thesecond gate electrode 12, respectively. Theside wall 30 is constituted by a silicon oxide film or a silicon nitride film, for example. - In this manner, the
semiconductor device 100 according to the embodiment has gate lengths different from each other and includes a plurality of gate electrodes which are fully silicided. - FIGS. 2 to 5 are sectional flow diagrams showing a flow of a manufacturing method of the
semiconductor device 100 according to the first embodiment. The manufacturing method of thesemiconductor device 100 will be described below with reference to FIGS. 2 to 5. - As shown in
FIG. 2 , thesemiconductor substrate 5 having a first surface region R1 and a second surface region R2 is prepared. A trench is formed in a device isolation region, and a silicon oxide film is filled in the trench. In this manner, theSTI 20 is formed. By using a photography technique, the first surface region R1 is covered with ahard mask material 72, which consists of e.g. silicon nitride to expose only the second surface region R2. A silicon thermal oxide film and a polysilicon film are continuously formed. At this time, the thickness of the deposited polysilicon film is about 20 nm. Subsequently, by using the photolithography technique and an RIE (Reactive Ion Etching) method, the secondgate insulation film 52 and asecond gate electrode 62 are formed. At this time, thesecond gate electrode 62 is micropatterned by using a slimming technique to make the gate length of thesecond gate electrode 62 about 100 nm. Thereafter, thehard mask material 72 is removed by, e.g., heated phosphoric acid or the like. - As shown in
FIG. 3 , the second surface region R2 is covered with ahard mask material 71 consisting of e.g. silicon nitride by using the photography technique to expose only the first surface region R1. Subsequently, the firstgate insulation film 51 and afirst gate electrode 61 are formed through the same steps as those of the secondgate insulation film 52 and thesecond gate electrode 62. However, when thefirst gate electrode 61 is formed, the thickness of a deposited polysilicon film is about 50 nm. The gate length of thefirst gate electrode 61 is set at about 30 nm. At this time, the first and second gate electrodes consist of polysilicon but silicide. Therefore, the reference numerals of the first and second gate electrodes are defined as 61 and 62, respectively. Thereafter, thehard mask material 71 is removed by using heated phosphoric acid. - As shown in
FIG. 4 , theside walls 30 are formed on the side walls of the first andsecond gate electrodes drain layer 40 is formed. In order to form the source-drain layer 40, ion implantation or plasma doping may be used. Subsequently, nickel is deposited on the entire surface of thesemiconductor substrate 5. At this time, the thickness of the nickel film is about 12 nm. - When the gate length of the
second gate electrode 62 is so long that a reverse thin-line effect cannot be obtained, the thickness of the nickel film required for full-siliciding thesecond gate electrode 62 is about 0.55 times of the thickness of the polysilicon of thesecond gate electrode 62. More specifically, the thickness of the nickel film may be smaller than almost half of the thickness of the polysilicon of thesecond gate electrode 62. Therefore, in this embodiment, the thickness of the nickel film may be about 12 nm. - Lamp annealing is executed at 450° for 60 seconds. At this time, as shown in
FIG. 5 , thefirst gate electrode 61 is fully silicided by the reverse thin-line effect. Thesecond gate electrode 62 is fully silicided because thesecond gate electrode 62 has a sufficiently small thickness. In this manner, the first andsecond gate electrodes drain silicide layer 10 may be formed. - In the annealing step, nickel is rapidly diffused in an interface between the
first gate electrode 61 and theside wall 30. For this reason, thefirst gate electrode 61 is fully silicided to its bottom. This phenomenon is called a “reverse thin-line effect”. - In the first embodiment, on the
semiconductor substrate 5, a plurality of gate electrodes having different gate lengths can be fully silicided in the same steps. -
FIG. 6 is a sectional diagram of asemiconductor device 200 according to the second embodiment of the present invention. In the second embodiment, anMIS transistor 102 is formed on asemiconductor region 90 formed on asemiconductor substrate 5. Therefore, the bottom surface of thesecond gate electrode 12 is set at a higher level from thesurface 7 of thesemiconductor substrate 5 than the bottom surface of thefirst gate electrode 11. As a result, the upper surface of thesecond gate electrode 12 can be set at a level equal to the upper surface of thefirst gate electrode 11, and the thickness of thesecond gate electrode 12 is smaller than the thickness of thefirst gate electrode 11. The other constitution in the second embodiment may be the same as that in the first embodiment. - The
semiconductor region 90 consists of, e.g., silicon single crystal. The thickness of thesemiconductor region 90 may be equal to a difference between the thickness of thefirst gate electrode 11 and the thickness of thesecond gate electrode 12. For example, if the thickness of thefirst gate electrode 11 and the thickness of thesecond gate electrode 12 are 100 nm and 40 nm, respectively, the thickness of thesemiconductor region 90 is 60 nm. - The level of the upper surface of the
second gate electrode 12 and the level of the upper surface of thefirst gate electrode 11 are made equal to each other to make it possible to easily execute CMP (Chemical-Mechanical Polishing) in manufacturing of thesemiconductor device 200. - FIGS. 7 to 10 are sectional flow diagrams showing a flow of a manufacturing method of the
semiconductor device 200 according to the second embodiment. The manufacturing method of thesemiconductor device 200 will be described below with reference to FIGS. 7 to 10. - By using a photolithography technique and a selective epitaxial growing method for silicon single crystal, as shown in
FIG. 7 , thesemiconductor region 90 is formed in a second surface region R2 of thesemiconductor substrate 5. The thickness of thesemiconductor region 90 is about 60 nm, for example. - The
STI 20 is formed in the same manner as that of the first embodiment. The siliconthermal oxide films polysilicon film 60 are continuously formed. Subsequently, the surface of thepolysilicon film 60 is planarized by using CMP. In this manner, the levels of the upper surfaces of the first andsecond gate electrodes - As shown in
FIG. 8 , by using an RIE method and a slimming technique, thefirst gate electrode 61 and thesecond gate electrode 62 are formed. The gate length of thefirst gate electrode 61 may be about 30 nm. The gate length of thesecond gate electrode 62 may be about 100 nm. The thickness of thefirst gate electrode 11 is 100 nm, for example. The thickness of thesecond gate electrode 12 is 40 nm, for example. - As shown in
FIG. 9 , theside wall 30 and the source-drain diffusion layer 40 are formed same as in the first embodiment. Nickel is deposited on the entire surface of thesemiconductor substrate 5. At this time, the thickness of the nickel film is about 8 nm. Subsequently, the source-drain silicide layer 10 is formed on the upper portion of the source-drain layer 40 by using lamp annealing. At this time, the upper portions of the first andsecond gate electrodes - An insulating
interlayer 92 is deposited on the entire surface of thesemiconductor substrate 5. The insulatinginterlayer 92 consists of, for example, BPSG. Subsequently, the insulatinginterlayer 92 is planarized by using CMP to expose the upper surfaces of the first and second gate electrode. - A
nickel film 80 is deposited on the entire surface of thesemiconductor substrate 5. As described above, since the upper portions of the first andsecond gate electrodes nickel film 80 may be smaller than the nickel film in the first embodiment. Therefore, the thickness of the nickel film may be about 20 nm, for example. Subsequently, lamp annealing is executed at 450° C. for 60 seconds. At this time, as shown inFIG. 10 , thefirst gate electrode 61 is fully silicided by a reverse thin-line effect. Thesecond gate electrode 62 is fully silicided because thesecond gate electrode 62 is sufficiently thin. - In the second embodiment, the upper surfaces of the first and
second gate electrodes drain layer 40 with the insulatinginterlayer 92. Therefore, the silicidation step of the source-drain silicide layer 10 and the silicidation step of the first andsecond gate electrodes - In the second embodiment, the position of the bottom surface of the
second gate electrode 12 is raised by thesemiconductor region 90. In this manner, the levels of the upper surfaces of the first andsecond gate electrodes semiconductor substrate 5 of the first surface region R1 may be etched to lower the position of the bottom surface of thefirst gate electrode 11. By using this method, the levels of the upper surfaces of the first andsecond gate electrodes - Furthermore, these methods are combined to each other to raise the bottom surface of the
second gate electrode 12 by thesemiconductor region 90 and to lower the position of the level of thefirst gate electrode 11. -
FIG. 11 is a sectional diagram of asemiconductor device 300 according to the third embodiment of the present invention. In the third embodiment, asecond gate electrode 12 includes a plurality ofsub-gate electrodes 301 and a plurality ofinter-electrode insulation films 302. The plurality ofsub-gate electrodes 301 are parallel formed on a second gate insulation film. Theinter-electrode insulation film 302 is formed between the adjacentsub-gate electrodes 301. Therefore, thesub-gate electrodes 301 and theinter-electrode insulation films 302 are alternately formed to give the appearance that thesub-gate electrodes 301 and theinter-electrode insulation films 302 have a striped shape on the section or the upper surface. - The gate length of the
first gate electrode 11 is 20 nm, for example. The gate length of thesecond gate electrode 12 is 120 nm, for example. The width of thesub-gate electrode 301 is 20 nm, for example. The width of theinter-electrode insulation film 302 is 5 nm, for example. In the third embodiment, the fivesub-gate electrodes 301 are arranged, and the fourinter-electrode insulation films 302 are arranged between thesesub-gate electrodes 301. The heights of thefirst gate electrode 11 and thesecond gate electrode 12 are, for example, 50 nm each. - The other configuration in the third embodiment may be the same as that in the first embodiment.
- In the third embodiment, reverse thin-line effects occur in both the first and
second gate electrodes second gate electrode 12 is equal to the thickness of thefirst gate electrode 11, both the first andsecond gate electrodes - FIGS. 12 to 15 are sectional flow diagrams showing a flow of a manufacturing method of the
semiconductor device 300 according to the third embodiment. The manufacturing method of thesemiconductor device 300 will be described below with reference to FIGS. 12 to 15. - As shown in
FIG. 12 , theSTI 20 is formed in the same manner as that in the first embodiment. The siliconthermal oxide films polysilicon film 60 are continuously formed. At this time, the thickness of the deposited polysilicon film is about 50 nm. - As shown in
FIG. 13 , thefirst gate electrode 61 and thesub-gate electrodes 351 are formed by using a photolithography technique and an RIE method. At this time, thefirst gate electrode 61 and thesub-gate electrodes 351 are micropatterned by using a slimming technique to their widths about 20 nm. An interval between the adjacentsub-gate electrodes 351 is 5 nm. In this manner, the lengths of thefirst gate electrode 61 and thesub-gate electrodes 351 in directions of channel lengths of these electrodes are made equal to each other, therefore, thefirst gate electrode 61 and thesub-gate electrodes 351 can be easly etched. - An insulating
material 31 is deposited on the entire surface of thesemiconductor substrate 5. The insulatingmaterial 31 is a silicon oxide film, for example. The insulatingmaterial 31 is etched by using the RIE method. At this time, as shown inFIG. 14 , theside wall 30 is formed, and theinter-electrode insulation film 302 is formed between thesub-gate electrodes 351. - The source-
drain layer 40 is formed in the same manner as in the first embodiment. As shown inFIG. 14 , anickel film 80 is deposited on the entire surface of thesemiconductor substrate 5. The thickness of htenickel film 80 may be about 12 nm. - Subsequently, lamp annealing is executed 450° C. for 60 seconds. At this time, as shown in
FIG. 15 , thefirst gate electrode 61 and the plurality ofsub-gate electrodes 351 are fully silicided by a reverse thin-line effect. In this manner, thefirst gate electrode 11 and thesub-gate electrodes 301 which are fully silicided can be obtained. - As described above, in the third embodiment, the first and
second gate electrodes second gate electrodes second gate electrodes - The plurality of
sub-gate electrodes 301 are electrically connected by pads or the like. Since an interval between the adjacentsub-gate electrodes 301 is very small, i.e., about 5 nm, a channel is not disconnected in an operation of theMIS transistor 102. -
FIG. 16 is a sectional diagram of asemiconductor device 400 according to a fourth embodiment of the present invention. In the fourth embodiment, asecond gate electrode 12 has asilicide layer 401 on a gate insulation film between adjacentsub-gate electrodes 301. Thesilicide layer 401 consists of nickel silicide, for example. The thickness of thesuicide layer 401 is 5 nm, for example. The other configuration in the fourth embodiment may be the same as that in the third embodiment. - In the fourth embodiment, the
silicide layer 401 is uniformly formed near a secondgate insulation film 52. In this manner, controllability of the work function of thesecond gate electrode 12 is improved. In addition, the fourth embodiment has the same effect as that of the third embodiment. - A first manufacturing method according to the fourth embodiment may be almost the same as the manufacturing method of the third embodiment. In
FIGS. 12 and 13 , when apolysilicon film 60 is etched, polysilicon is still remained between thesub-gate electrodes 351 when thefirst gate electrode 61 is formed. In the third embodiment, thepolysilicon film 60 is further etched to remove polysilicon between thesub-gate electrodes 351. However, in the fourth embodiment, the etching is stopped while polysilicon is remained between thesub-gate electrodes 351. Furthermore, the left polysilicon is silicided simultaneously with thesub-gate electrodes 351 to make it possible to obtain asilicide layer 401. - FIGS. 17 to 20 are sectional flow diagrams showing a flow of a second manufacturing method of the
semiconductor device 400. The second manufacturing method of thesemiconductor device 400 will be described below with reference to FIGS. 17 to 20. - As shown in
FIG. 17 , theSTI 20 is formed as in the first embodiment. The siliconthermal oxide films silicide layer 401 is deposited by CVD to have a thickness of about 5 nm. Apolysilicon film 60 is deposited by the CVD. At this time, the thickness of the deposited polysilicon film is about 50 nm. Thereafter, the surface of thepolysilicon film 60 may be planarized. - As shown in
FIG. 18 , thefirst gate electrode 61 and thesub-gate electrodes 351 are formed. At this time thefirst gate electrode 61 and thesub-gate electrodes 351 must be formed in different steps, respectively. This is because amounts of etching of thefirst gate electrode 61 and thesub-gate electrode 351 are different from each other, since the thickness of thefirst gate electrode 61 is different from the thickness of thesub-gate electrode 351. - For example, by using a photolithography technique, the second surface region R2 is masked, the first surface region R1 is exposed. RIE is executed by using the first
gate insulation film 51 as an end point to etch thepolysilicon film 60 in the first surface region R1. In this manner, thefirst gate electrode 61 is formed. The first surface region R1 is masked, and the second surface region R2 is exposed by using the photolithography technique. Then, RIE is executed by using thesilicide layer 401 as an end point to etch thepolysilicon film 60 in the second surface region R2. Therefore, thesub-gate electrodes 351 are formed. - The insulating
material 31 is deposited on the entire surface of thesemiconductor substrate 5. The insulatingmaterial 31 is a silicon oxide film, for example. The insulatingmaterial 31 is etched by using the RIE method. At this time, as shown inFIG. 19 , theside wall 30 is formed, and theinter-electrode insulation film 302 is formed between thesub-gate electrodes 351. - The source-
drain layer 40 is formed as in the first embodiment. Furthermore, thenickel film 80 is deposited on the entire surface of thesemiconductor substrate 5. The thickness of thenickel film 80 may be about 12 nm. - Subsequently, a lamp annealing is executed at 450° C. for 60 seconds. At this time, as shown in
FIG. 20 , thefirst gate electrode 61 and the plurality ofsub-gate electrodes 351 are fully silicided by a reverse thin-line effect. In this manner, thefirst gate electrode 11 and thesub-gate electrodes 301 which are fully silicided can be obtained. - In this manner, in the third embodiment, both the first and
second gate electrodes sub-gate electrodes 301 are electrically connected by thesilicide layer 401. - According to the second manufacturing method, the plurality of
sub-gate electrodes 301 in thesecond gate electrode 12 can be reliably electrically connected on the secondgate insulation film 52. In this manner, controllability of the work function of thesecond gate electrode 12 is improved. -
FIG. 21 is a sectional diagram of asemiconductor device 500 according to a fifth embodiment of the present invention. In the fifth embodiment, asecond gate electrode 12 has a two-layer structure, the position of the bottom surface of afirst gate electrode 11 is raised by asemiconductor region 502. - In a bottom portion of the
second gate electrode 12, asilicide layer 501 is formed on a secondgate insulation film 52.Sub-gate electrodes 301 andinter-electrode insulation films 302 are formed on the upper portion of thesecond gate electrode 12. Since thesub-gate electrodes 301 is formed on thesilicide layer 501, in order to make the levels of the upper surfaces of thesub-gate electrodes 301 and thefirst gate electrode 11 equal to each other, thesemiconductor region 502 is formed on thesemiconductor substrate 5 in a first surface region R1. - The thickness of the
semiconductor region 502 is almost equal to the thickness of thesilicide layer 501. For this reason, the thickness of thefirst gate electrode 11 can be made equal to the thickness of thesub-gate electrode 301. As a result, thefirst gate electrode 11 and thesub-gate electrodes 301 can be simultaneously formed in the same process. - The other configuration in the fifth embodiment may be the same as that in the fourth embodiment. The fifth embodiment has the same effect as that in the fourth embodiment.
- FIGS. 22 to 25 are sectional flow diagrams showing a flow of a manufacturing method of the
semiconductor device 500. The manufacturing method of thesemiconductor device 500 will be described below with reference to FIGS. 22 to 25. - As shown in
FIG. 22 , by using a photolithography technique and an RIE method, the first surface region is masked, and a second surface region is exposed. Subsequently, thesuicide layer 401 is deposited by CVD to have a thickness of about 5 nm. TheSTI 20 is formed in the same manner as that in the first embodiment. The siliconthermal oxide films polysilicon film 60 are continuously formed. If the surface of thepolysilicon film 60 is not flat, the surface of thepolysilicon film 60 is planarized by CMP. - As shown in
FIG. 23 , by using a photolithography technique and an RIE method, thefirst gate electrode 61 and thesub-gate electrodes 351 are formed. At this time, when the firstgate insulation film 51 is exposed, and when polysilicon is remained on the secondgate insulation film 52, the etching is stopped. In this manner, apolysilicon layer 63 can be remain on the secondgate insulation film 52. According to the method of the embodiment, thefirst gate electrode 61 and thesub-gate electrodes 351 having equal levels from the surface of thesemiconductor substrate 5 can be simultaneously formed. - The insulating
material 31 is deposited on the entire surface of thesemiconductor substrate 5. The insulatingmaterial 31 is a silicon oxide film, for example. The insulatingmaterial 31 is etched by using an RIE method. At this time, as shown inFIG. 24 , theside wall 30 is formed, and theinter-electrode insulation film 302 are formed between thesub-gate electrodes 351. - The source-
drain layer 40 is formed in the same manner as in the first embodiment. Furthermore, thenickel film 80 is deposited on the entire surface of thesemiconductor substrate 5. - Subsequently, a lamp annealing is executed at 450° C. for 60 seconds. At this time, as shown in
FIG. 25 , thefirst gate electrode 61, the plurality ofsub-gate electrodes 351, and thepolysilicon layer 63 are fully silicided by a reverse thin-line effect. In this manner, afirst gate electrode 11,sub-gate electrodes 301, and asilicide layer 401 which are fully silicided can be obtained. - In the fifth embodiment, the
first gate electrode 61 and thesub-gate electrodes 351 can be simultaneously formed, and the plurality ofsub-gate electrodes 301 in thesecond gate electrode 12 can be reliably electrically connected on the secondgate insulation film 52. In this manner, the controllability of the work function of thesecond gate electrode 12 is improved. -
FIG. 26 is a sectional diagram of asemiconductor device 600 according to a sixth embodiment of the present invention. In the sixth embodiment, insulatingparticles 601 are arranged in asecond gate electrode 12. The thickness (height) of thesecond gate electrode 12 may be equal to that of afirst gate electrode 11. For example, the thicknesses of the first andsecond gate electrodes - If the gate length of the
second gate electrode 12 is 100 nm, and when the thickness of thesecond gate electrode 12 is 50 nm, the diameters of the insulatingparticles 601 are 5 nm to 10 nm. The insulatingparticles 601 consist of a silicon oxide, for example. - The insulating
particles 601 are arranged in thesecond gate electrode 12 to decrease the substantial volume of thesecond gate electrode 12. Therefore, a reverse thin-line effect is accelerated in thesecond gate electrode 12. As a result, the first andsecond gate electrodes second gate electrode 12 is equal to the thickness of thefirst gate electrode 11 and relatively large, so that resistance against to a short-circuit phenomenon between the gate and the source/drain can be higher. - FIGS. 27 to 30 are sectional flow diagrams showing a flow of a manufacturing method of the
semiconductor device 600. The manufacturing method of thesemiconductor device 600 will be described below with reference to FIGS. 27 to 30. - As shown in
FIG. 27 , theSTI 20 is formed as in the first embodiment. The siliconthermal oxide films polysilicon film 60 are continuously formed. Subsequently, the first surface region R1 is covered with aphotoresist 120 by using a photolithography technique to expose only the second surface region R2. Oxygen is ion-implanted into thepolysilicon film 60 in the second surface region R2. At this time, implantation energy of oxygen must be relatively lowered to prevent the secondgate insulation film 52 from being damaged. An acceleration voltage of the oxygen ions is controlled to uniformly implant the oxygen ions into the secondgate insulation film 52. Heat treatment is performed at about 1000° C. to uniformly form the insulatingparticles 601 in thepolysilicon film 60 of the second surface region R2. - After the
photoresist 120 is removed, thepolysilicon film 60 is etched by using an RIE method. In this manner, as shown inFIG. 28 , thefirst gate electrode 61 and thesecond gate electrode 62 are simultaneously formed. - As shown in
FIG. 29 , theside wall 30 and the source-drain layer 40 are formed in the same manner as in the first embodiment. Furthermore, thenickel film 80 is deposited on the entire surface of thesemiconductor substrate 5. The thickness of thenickel film 80 is about 12 nm. Subsequently, a lamp annealing is executed a 450° C. for 60 seconds. Since thesecond gate electrode 62 includes the insulatingparticles 601, the substantial volume of thesecond gate electrode 62 decreases. In this manner, as shown inFIG. 30 , not only thefirst gate electrode 61, but also thesecond gate electrode 62 are similarly fully silicided by the reverse thin-line effect. As a result, the first andsecond gate electrodes -
FIG. 31 is a sectional diagram of asemiconductor device 700 according to a seventh embodiment of the present invention. The seventh embodiment is different from the second embodiment in that in place of the insulatingparticles 601,cavities 701 are formed in thesecond gate electrode 12. The other configuration of the seventh embodiment is the same as that in the sixth embodiment. - The density of the
second gate electrode 12 is almost a half the density of thefirst gate electrode 11 because thesecond gate electrode 12 includes thecavities 701. The density of thefirst gate electrode 11 is equal to that of a bulk of nickel suicide, for example, 4.55×1020 cm−3. -
FIGS. 32 and 33 are sectional flow diagrams showing a flow of a manufacturing method of thesemiconductor device 700. The manufacturing method of thesemiconductor device 700 will be described below with reference toFIGS. 32 and 33 . - As shown in
FIG. 32 , theSTI 20 is formed as in the first embodiment. The siliconthermal oxide films polysilicon film 60 are continuously formed. Subsequently, the first surface region R1 is covered with aphotoresist 120 by a photolithography technique to expose only the second surface region R2. A porous siliconizing process is performed to thepolysilicon film 60. For example, thepolysilicon film 60 is dipped in a liquid mixture of hydrogen fluoride and hydrogen peroxide. In this manner, thepolysilicon film 60 is etched in grain boundaries to form cavities 702 in thepolysilicon film 60. That is, thepolysilicon film 60 in the second surface region R2 is made porous. The density of thepolysilicon film 60 in the second surface region R2 is made almost half the density of thepolysilicon film 60 in the first surface region R1. - After the
photoresist 120 is removed, thepolysilicon film 60 is etched by using an RIE method. In this manner, as shown inFIG. 33 , thefirst gate electrode 61 and thesecond gate electrode 62 are simultaneously formed. - Thereafter, as in the sixth embodiment, the
side wall 30 and the source-drain layer 40 are formed. Furthermore, thenickel film 80 is deposited on the entire surface of thesemiconductor substrate 5 to execute a lamp annealing. Since thesecond gate electrode 62 includes thecavities 701, the substantial volume of thesecond gate electrode 62 decreases. Therefore, not only thefirst gate electrode 61, but also thesecond gate electrode 62 are simultaneously fully silicided by a reverse thin-line effect. As a result, as shown inFIG. 31 , the first andsecond gate electrodes - In general, when polysilicon is silicided, the polysilicon expands. Therefore, the
cavities 701 in thesecond gate electrode 12 after silicided are smaller than thecavities 701 in thesecond gate electrode 62 which is not silicided. The seventh embodiment has the same effect as that in the sixth embodiment. -
FIG. 34 is a sectional diagram of asemiconductor device 800 according to an eighth embodiment of the present invention. In the eighth embodiment is different from the first embodiment in that a metal source/drain layer 45 also functions as a source/drain diffusion layer. Therefore, thesemiconductor device 800 has no source-drain layer 40. The other configuration in the eighth embodiment may be the same as that in the first embodiment. - In the eighth embodiment, the first embodiment is applied to an n-type Schottky MIS transistor. In the n-type Schottky MIS transistor, the metal source/
drain layer 45 consists of a rare earth metal typified by erbium (Er) or silicide containing such a metal. This is because the rare earth metal typified by erbium (Er) has a high Schottky barrier to electrons. In this manner, a source-drain resistance decreases. - In a p-type Schottky MIS transistor, the metal source/
drain layer 45 consists of, for example, a noble metal typified by platinum (Pt) or silicide containing such a metal. This is because the noble metal silicide has a low Schottky barrier with reference to holes. - The first and
second gate electrodes drain layer 45. In this manner, the work functions of the first andsecond gate electrodes -
FIG. 35 is a sectional diagram of asemiconductor substrate 900 according to a ninth embodiment of the present invention. The ninth embodiment is different from the eighth embodiment in that a high-concentration layer 47 is formed around the metal source/drain layer 45. The high-concentration layer 47 has an impurity concentration higher than that of a well diffusion layer formed on thesemiconductor substrate 900 or thesemiconductor substrate 5. The high-concentration layer 47 has a thickness smaller than that of the metal source/drain layer 45. The high-concentration layer 47 contains, for example, phosphorous (P), arsenic (As), or boron (B) as an impurity. As a mode in the embodiment, the high-concentration layer 47 desirably has an impurity concentration of about 1020 cm−3 or more and a thickness of about 10 nm or less. Alternatively, the impurity concentration of the high-concentration layer 47 may be about 1020 cm−3 or more, and the thickness of theside wall 30 may be about 10 nm or less. The other configuration in the ninth embodiment is the same as that in the eighth embodiment. However, as the metal source/drain layer 45, a mid-gap metal such as cobalt silicide or nickel silicide can also be used. This is because the high-concentration layer 47 is arranged around the metal source/drain layer 45 to lower a Schottky barrier between the source/drain layer and thesemiconductor substrate 5. - In order to form the metal source/
drain layer 45, impurity is shallowly implanted by ion implantation or the like in advance, and a metal is sputtered, and then silicidation is performed. In this manner, an impurity which is present in a portion of the metal source/drain layer 45 is segregated around the metal source/drain layer 45 during the silicidation. For example, the segregation of the impurity can form the high-concentration layer 47. - The eighth and ninth embodiments can be applied to any one of the first to seventh embodiments.
- The above embodiments can be applied to a complete-depletion type transistor using SOI or a three-dimensional device typified by an FiNFET. In particular, in the three-dimensional device such as an FiNFET, since a gate electrode structure is further complicated, the embodiments are effective.
-
FIG. 36 is a sectional diagram of asemiconductor device 1000 according to a tenth embodiment of the present invention. In the tenth embodiment, afirst gate electrode 11 consists of Ni2Si. The thickness (height) of asecond gate electrode 12 is equal to that of thefirst gate electrode 11. The thickness of thesecond gate electrode 12 is 50 nm, for example. The other configuration in the tenth embodiment may be the same as that in the first embodiment. - When the
second gate electrode 12 having a large gate length is fully silicided, thefirst gate electrode 11 having a small gate length is changed into Ni2Si by a reverse thin-line effect. - The work function increases as a nickel content increases. Therefore, in the silicidation step, the thickness of the nickel film is controlled to make it possible to control the work function. For example, a
nickel film 80 having a thickness of 50 nm or more is deposited on first andsecond gate electrodes nickel film 80 is preferably equal to or larger than the thicknesses (heights) of the first andsecond gate electrodes second gate electrode 62 can be changed into NiSi2 and thefirst gate electrode 61 can be changed into NiSi or Ni2Si. -
FIG. 37 is a sectional diagram of asemiconductor device 1100 according to the eleventh embodiment of the present invention. In the eleventh embodiment, afirst gate electrode 11 has a two-layer structure constituted by an Ni2Si layer 15 and an Ni(SiGe)layer 16. The thickness (height) of asecond gate electrode 12 is equal to that of thefirst gate electrode 11. The thickness of thesecond gate electrode 12 is 50 nm, for example. The other configuration in the eleventh embodiment may be the same as that in the first embodiment. - In the eleventh embodiment, germanium is added to only the
first gate electrode 11. The germanium may be added by using polycrystalline SiGe in place of apolysilicon layer 31 or by implanting germanium ions into the polysilicon layer. - According to the eleventh embodiment, in a silicide forming step, germanium is concentrated toward a first
gate insulation film 51 in thefirst gate electrode 11. Therefore, the Ni(SiGe)layer 16 is formed on the firstgate insulation film 51. For this reason, a reverse thin-line effect can be suppressed. - Furthermore, if a germanium content of the Ni(SiGe)
layer 16 near the firstgate insulation film 51 is 60% or more, the work function continuously changes from NiSi (4.7 ev) to NiGe (5.2 eV). Therefore, the work function of the gate electrode can be controlled by controlling the germanium content. - In the above embodiments, although silicon is used in a channel region, a material such as SiGe, Ge, or strain Si which has a carrier mobility higher than that of silicon may be used.
- Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Claims (20)
1. A semiconductor device comprising:
a semiconductor substrate;
a first gate insulation film formed on the semiconductor substrate;
a second gate insulation film formed on the semiconductor substrate;
a first gate electrode formed on the first gate insulation film and fully silicided; and
a second gate electrode formed on the second gate insulation film and fully silicided, a gate length or a gate width of the second gate electrode being larger than that of the first gate electrode, and a thickness of the second gate electrode being smaller than that of the first gate electrode.
2. The semiconductor device according to claim 1 , wherein
the bottom surface of the second gate electrode is disposed at a higher level from the surface of the semiconductor substrate than the bottom surface of the first gate electrode.
3. The semiconductor device according to claim 2 , wherein
the upper surface of the second gate electrode is disposed at a same level as the upper surface of the first gate electrode.
4. The semiconductor device according to claim 1 , wherein
the thickness from the bottom surface to the upper surface of the second gate electrode is less than a half of the thickness from the bottom surface to the upper surface of the first gate electrode.
5. The semiconductor device according to claim 1 , wherein
the gate length or the gate width of the first gate electrode is less than 50 nm,
the gate length or the gate width of the second gate electrode is more than 50 nm.
6. The semiconductor device according to claim 2 further comprising:
a metal layer functioning as a source layer or a drain layer.
7. The semiconductor device according to claim 6 further comprising:
a high-concentration layer provided around the metal layer and having an impurity concentration higher than the impurity concentration of a well diffusion layer formed on the semiconductor substrate or the impurity concentration of the semiconductor substrate.
8. A semiconductor device comprising:
a semiconductor substrate;
a first gate insulation film formed on the semiconductor substrate;
a second gate insulation film formed on the semiconductor substrate;
a first gate electrode formed on the first gate insulation film and fully silicided; and
a second gate electrode including a plurality of sub-gate electrodes formed on the second gate insulation film, the second gate electrode having a gate length or a gate width larger than that of the first gate electrode, wherein
the plurality of sub-gate electrodes are fully silicided.
9. The semiconductor device according to claim 8 , wherein
the thickness from the bottom surface to the upper surface of the first gate electrode is same as the thickness from the bottom surface to the upper surface of the sub-gate electrodes.
10. The semiconductor device according to claim 8 , wherein
the gate length or the gate width of the first gate electrode is same as the gate length or the gate width of the sub-gate electrode.
11. The semiconductor device according to claim 8 , wherein
the second gate electrode includes a silicide layer provided on the second gate insulation film between the adjacent sub-gate electrodes.
12. A semiconductor device comprising:
a semiconductor substrate;
a first gate insulation film formed on the semiconductor substrate;
a second gate insulation film formed on the semiconductor substrate;
a first gate electrode formed on the first gate insulation film and fully silicided; and
a second gate electrode including particles and provided on the second gate insulation film and fully silicided, the area of the semiconductor substrate occupied by the second gate electrode being larger than that of the first gate electrode.
13. The semiconductor device according to claim 12 , wherein
the particles are made of insulation materials or cavities.
14. The semiconductor device according to claim 12 , wherein
the volume of the silicide in the second gate electrode is equal to the volume of the silicide in the first gate electrode.
15. The semiconductor device according to claim 12 , wherein
the first gate electrode is made of Ni2Si,
the second gate electrode is made of NiSi.
16. The semiconductor device according to claim 12 , wherein
the first gate electrode has a two-layer structure constituted by an Ni2Si layer and an Ni(SiGe) layer,
the second gate electrode is made of NiSi.
17. A method of manufacturing a semiconductor device comprising:
preparing a semiconductor substrate having a first surface region and a second surface region;
epitaxially growing a semiconductor region on the second surface region;
forming a first gate insulation film on the first surface region and forming a second gate insulation film on the semiconductor region;
forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film, the second gate electrode having a height equal to that of the first gate electrode and having a width larger than that of the first gate electrode;
depositing a metal film on the first gate electrode and on the second gate electrode; and
fully siliciding the first gate electrode and the second gate electrode.
18. A method of manufacturing a semiconductor device comprising:
preparing a semiconductor substrate having a first surface region and a second surface region;
etching the semiconductor substrate of the first surface region;
forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film;
forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film, the second gate electrode having a height equal to that of the first gate electrode and having a width larger than that of the first gate electrode;
covering source and drain diffusion layers or silicide electrodes with an interlayer insulation film, the source and drain diffusion layers or the suicide electrodes being formed on both sides of the first gate electrode and both sides of the second gate electrode;
polishing the interlayer insulation film to expose the upper surface of the first gate electrode and the upper surface of the second gate electrode;
depositing a metal film on the first gate electrode and on the second gate electrode; and
fully siliciding the first gate electrode and the second gate electrode.
19. A method of manufacturing a semiconductor device comprising:
preparing a semiconductor substrate having a first surface region and a second surface region;
forming a first gate insulation film on the first surface region and forming a second gate insulation film on the second surface region;
depositing a gate electrode material on the first and second gate insulation films;
etching the gate electrode material on the first gate insulation film to form a first gate electrode and etching the gate electrode material on the second gate insulation film to form a second gate electrode which includes a plurality of sub-gate electrodes arranged on the second gate insulation film and which occupies an area larger than an area occupied by the first gate electrode on the semiconductor substrate;
depositing a metal film on the first gate electrode and the second gate electrode; and
fully siliciding the first gate electrode and the second gate electrode.
20. A method of manufacturing a semiconductor device comprising:
preparing a semiconductor substrate having a first surface region and a second surface region;
forming a first gate insulation film on the first surface region and forming a second gate insulation film on the second surface region;
depositing a gate electrode material on the first and second gate insulation films;
implanting oxygen into the gate electrode material on the second gate insulation film;
annealing the gate electrode material to form particles in the gate electrode material on the second gate insulation film;
forming a first gate electrode on the first gate insulation film, and forming a second gate electrode on the second gate insulation film, the second gate electrode having a width larger than that of the first gate electrode;
depositing a metal film on the first gate electrode and the second gate electrode; and
fully siliciding the first gate electrode and the second gate electrode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/193,668 US20080308877A1 (en) | 2005-01-27 | 2008-08-18 | Semiconductor device and method of manufacturing semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-19293 | 2005-01-27 | ||
JP2005019293A JP4473741B2 (en) | 2005-01-27 | 2005-01-27 | Semiconductor device and manufacturing method of semiconductor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/193,668 Division US20080308877A1 (en) | 2005-01-27 | 2008-08-18 | Semiconductor device and method of manufacturing semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060163662A1 true US20060163662A1 (en) | 2006-07-27 |
Family
ID=36695875
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/211,746 Abandoned US20060163662A1 (en) | 2005-01-27 | 2005-08-26 | Semiconductor device and method of manufacturing semiconductor device |
US12/193,668 Abandoned US20080308877A1 (en) | 2005-01-27 | 2008-08-18 | Semiconductor device and method of manufacturing semiconductor device |
US12/618,402 Expired - Fee Related US8357580B2 (en) | 2005-01-27 | 2009-11-13 | Semiconductor device and method of manufacturing semiconductor device |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/193,668 Abandoned US20080308877A1 (en) | 2005-01-27 | 2008-08-18 | Semiconductor device and method of manufacturing semiconductor device |
US12/618,402 Expired - Fee Related US8357580B2 (en) | 2005-01-27 | 2009-11-13 | Semiconductor device and method of manufacturing semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (3) | US20060163662A1 (en) |
JP (1) | JP4473741B2 (en) |
CN (1) | CN100448008C (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070057331A1 (en) * | 2005-09-15 | 2007-03-15 | Yoshihiro Satou | Semiconductor device and method for fabricating the same |
US20070080405A1 (en) * | 2005-10-06 | 2007-04-12 | Naoki Kotani | Semiconductor device and method for fabricating the same |
US20070090417A1 (en) * | 2005-10-26 | 2007-04-26 | Chiaki Kudo | Semiconductor device and method for fabricating the same |
US20070138574A1 (en) * | 2005-12-20 | 2007-06-21 | Renesas Technology Corp. | Semiconductor device and manufacturing method therefor |
US20080173950A1 (en) * | 2007-01-18 | 2008-07-24 | International Business Machines Corporation | Structure and Method of Fabricating Electrical Structure Having Improved Charge Mobility |
US20090039439A1 (en) * | 2007-03-30 | 2009-02-12 | Texas Instruments Incorporated | Integration Scheme for Dual Work Function Metal Gates |
US20100078730A1 (en) * | 2008-02-12 | 2010-04-01 | Panasonic Corporation | Semiconductor device and manufacturing method thereof |
US20120258560A1 (en) * | 2011-04-06 | 2012-10-11 | Shamsoddin Mohajerzadeh | Method and system for fabricating ion-selective field-effect transistor (isfet) |
US20160056271A1 (en) * | 2012-03-28 | 2016-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming fin field effect transistor |
US20170162567A1 (en) * | 2015-12-07 | 2017-06-08 | International Business Machines Corporation | Self heating reduction for analog radio frequency (rf) device |
US20190157153A1 (en) * | 2013-09-27 | 2019-05-23 | Intel Corporation | Non-planar i/o and logic semiconductor devices having different workfunction on common substrate |
US20220052041A1 (en) * | 2020-08-12 | 2022-02-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of forming the same |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4440080B2 (en) * | 2004-11-12 | 2010-03-24 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US7482270B2 (en) * | 2006-12-05 | 2009-01-27 | International Business Machines Corporation | Fully and uniformly silicided gate structure and method for forming same |
US7550808B2 (en) * | 2007-01-18 | 2009-06-23 | International Business Machines Corporation | Fully siliciding regions to improve performance |
US9934976B2 (en) * | 2008-12-18 | 2018-04-03 | Intel Corporation | Methods of forming low interface resistance rare earth metal contacts and structures formed thereby |
JP2010258124A (en) * | 2009-04-23 | 2010-11-11 | Renesas Electronics Corp | Semiconductor device, and method of manufacturing the semiconductor device |
US20140370643A1 (en) * | 2011-08-22 | 2014-12-18 | 1366 Technologies Inc | Formulation for acidic wet chemical etching of silicon wafers |
US9111783B2 (en) * | 2012-04-13 | 2015-08-18 | Renesas Electronics Corporation | Semiconductor devices with self-aligned source drain contacts and methods for making the same |
US8921178B2 (en) * | 2012-05-16 | 2014-12-30 | Renesas Electronics Corporation | Semiconductor devices with self-aligned source drain contacts and methods for making the same |
CN103854980B (en) * | 2012-11-29 | 2016-05-11 | 中国科学院微电子研究所 | Form the method for semiconductor devices alternative gate and manufacture the method for semiconductor devices |
US10096596B2 (en) * | 2015-12-15 | 2018-10-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device structure having a plurality of gate structures |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6512258B2 (en) * | 2000-10-31 | 2003-01-28 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6335254B1 (en) * | 2000-08-09 | 2002-01-01 | Micron Technology, Inc. | Methods of forming transistors |
KR100495023B1 (en) * | 2000-12-28 | 2005-06-14 | 가부시끼가이샤 도시바 | A semiconductor device and manufacturing method thereof |
US6372640B1 (en) * | 2001-07-31 | 2002-04-16 | Macronix International Co., Ltd. | Method of locally forming metal silicide layers |
US20060152086A1 (en) * | 2002-12-20 | 2006-07-13 | Koninklijke Philips Electronics N.V. | Method of manufacturing a semiconductor device and semiconductor device obatined with such a method |
-
2005
- 2005-01-27 JP JP2005019293A patent/JP4473741B2/en active Active
- 2005-08-26 US US11/211,746 patent/US20060163662A1/en not_active Abandoned
-
2006
- 2006-01-27 CN CNB2006100066428A patent/CN100448008C/en active Active
-
2008
- 2008-08-18 US US12/193,668 patent/US20080308877A1/en not_active Abandoned
-
2009
- 2009-11-13 US US12/618,402 patent/US8357580B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6512258B2 (en) * | 2000-10-31 | 2003-01-28 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing same |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7465996B2 (en) * | 2005-09-15 | 2008-12-16 | Panasonic Corporation | Semiconductor device and method for fabricating the same |
US20070057331A1 (en) * | 2005-09-15 | 2007-03-15 | Yoshihiro Satou | Semiconductor device and method for fabricating the same |
US7646065B2 (en) * | 2005-10-06 | 2010-01-12 | Panasonic Corporation | Semiconductor device including fully-silicided (FUSI) gate electrodes |
US20070080405A1 (en) * | 2005-10-06 | 2007-04-12 | Naoki Kotani | Semiconductor device and method for fabricating the same |
US20070090417A1 (en) * | 2005-10-26 | 2007-04-26 | Chiaki Kudo | Semiconductor device and method for fabricating the same |
US20070138574A1 (en) * | 2005-12-20 | 2007-06-21 | Renesas Technology Corp. | Semiconductor device and manufacturing method therefor |
US20080173950A1 (en) * | 2007-01-18 | 2008-07-24 | International Business Machines Corporation | Structure and Method of Fabricating Electrical Structure Having Improved Charge Mobility |
US20090039439A1 (en) * | 2007-03-30 | 2009-02-12 | Texas Instruments Incorporated | Integration Scheme for Dual Work Function Metal Gates |
US20100078730A1 (en) * | 2008-02-12 | 2010-04-01 | Panasonic Corporation | Semiconductor device and manufacturing method thereof |
US20120258560A1 (en) * | 2011-04-06 | 2012-10-11 | Shamsoddin Mohajerzadeh | Method and system for fabricating ion-selective field-effect transistor (isfet) |
US8642371B2 (en) * | 2011-04-06 | 2014-02-04 | Shamsoddin Mohajerzadeh | Method and system for fabricating ion-selective field-effect transistor (ISFET) |
US20160056271A1 (en) * | 2012-03-28 | 2016-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming fin field effect transistor |
US11257930B2 (en) | 2012-03-28 | 2022-02-22 | Taiwan Semiconductor Manufaciuring Company, Ltd. | Method of forming fin field effect transistor |
US9825150B2 (en) * | 2012-03-28 | 2017-11-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming fin field effect transistor having tapered sidewalls |
US10388767B2 (en) | 2012-03-28 | 2019-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field effect transistor having angled fin sidewall |
US10892192B2 (en) * | 2013-09-27 | 2021-01-12 | Intel Corporation | Non-planar I/O and logic semiconductor devices having different workfunction on common substrate |
US20190157153A1 (en) * | 2013-09-27 | 2019-05-23 | Intel Corporation | Non-planar i/o and logic semiconductor devices having different workfunction on common substrate |
US10692771B2 (en) * | 2013-09-27 | 2020-06-23 | Intel Corporation | Non-planar I/O and logic semiconductor devices having different workfunction on common substrate |
US11335601B2 (en) * | 2013-09-27 | 2022-05-17 | Intel Corporation | Non-planar I/O and logic semiconductor devices having different workfunction on common substrate |
US11823954B2 (en) | 2013-09-27 | 2023-11-21 | Intel Corporation | Non-planar I/O and logic semiconductor devices having different workfunction on common substrate |
US20240038592A1 (en) * | 2013-09-27 | 2024-02-01 | Intel Corporation | Non-planar i/o and logic semiconductor devices having different workfunction on common substrate |
US10014295B2 (en) * | 2015-12-07 | 2018-07-03 | International Business Machines Corporation | Self heating reduction for analog radio frequency (RF) device |
US20170162567A1 (en) * | 2015-12-07 | 2017-06-08 | International Business Machines Corporation | Self heating reduction for analog radio frequency (rf) device |
US20220052041A1 (en) * | 2020-08-12 | 2022-02-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of forming the same |
Also Published As
Publication number | Publication date |
---|---|
CN1819200A (en) | 2006-08-16 |
JP4473741B2 (en) | 2010-06-02 |
CN100448008C (en) | 2008-12-31 |
JP2006210555A (en) | 2006-08-10 |
US8357580B2 (en) | 2013-01-22 |
US20080308877A1 (en) | 2008-12-18 |
US20100062575A1 (en) | 2010-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8357580B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
USRE45944E1 (en) | Structure for a multiple-gate FET device and a method for its fabrication | |
US10714585B2 (en) | Gate-all-around field-effect-transistor devices and fabrication methods thereof | |
CN103311281B (en) | Semiconductor device and manufacture method thereof | |
US9059312B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
CN101252146B (en) | Semiconductor structure and manufacture method thereof | |
CN100541797C (en) | Non-planar semiconductor device and manufacture method thereof that part or all-around-gate electrode are arranged | |
US8853024B2 (en) | Method of manufacturing semiconductor device | |
US20060038229A1 (en) | Semiconductor device | |
CN108364910B (en) | Nanowire array surrounding gate MOSFET structure and manufacturing method thereof | |
US20080093676A1 (en) | Semiconductor device and fabrication method thereof | |
US11695038B2 (en) | Forming single and double diffusion breaks for fin field-effect transistor structures | |
CN105470133B (en) | Method, semi-conductor device manufacturing method | |
US20100013015A1 (en) | Metal source/drain schottky barrier silicon-on-nothing mosfet device | |
CN105097556A (en) | Fin field effect transistor (FET) and manufacturing method thereof | |
JP2007507905A (en) | Schottky barrier MOSFET manufacturing method using isotropic etching process | |
WO2011134274A1 (en) | Manufacturing method of asymmetrical source and drain field effect transitor | |
US11217694B2 (en) | Field-effect transistor and method for manufacturing the same | |
CN103579314B (en) | Semiconductor devices and its manufacturing method | |
JP2009181978A (en) | Semiconductor device and fabrication process thereof | |
CN105470256A (en) | Cmos device and manufacturing method thereof | |
US10886395B2 (en) | Method for fabricating tunneling field effect transistor having interfacial layer containing nitrogen | |
US20240038867A1 (en) | Isolation pillar structures for stacked device structures | |
US20230411219A1 (en) | Semiconductor structure and method for manufacturing the same | |
JP2006032712A (en) | Semiconductor device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KINOSHITA, ATSUHIRO;TSUCHIYA, YOSHINORI;KOGA, JUNJI;REEL/FRAME:016928/0482 Effective date: 20050808 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |