US20040026751A1 - Semiconductor integrated circuit device - Google Patents
Semiconductor integrated circuit device Download PDFInfo
- Publication number
- US20040026751A1 US20040026751A1 US10/632,831 US63283103A US2004026751A1 US 20040026751 A1 US20040026751 A1 US 20040026751A1 US 63283103 A US63283103 A US 63283103A US 2004026751 A1 US2004026751 A1 US 2004026751A1
- Authority
- US
- United States
- Prior art keywords
- internal circuit
- circuit
- integrated circuit
- semiconductor integrated
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 104
- QZZYPHBVOQMBAT-JTQLQIEISA-N (2s)-2-amino-3-[4-(2-fluoroethoxy)phenyl]propanoic acid Chemical compound OC(=O)[C@@H](N)CC1=CC=C(OCCF)C=C1 QZZYPHBVOQMBAT-JTQLQIEISA-N 0.000 description 46
- 238000010586 diagram Methods 0.000 description 21
- 229910044991 metal oxide Inorganic materials 0.000 description 10
- 150000004706 metal oxides Chemical class 0.000 description 10
- 230000000694 effects Effects 0.000 description 9
- 230000005669 field effect Effects 0.000 description 8
- 238000003491 array Methods 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 5
- 230000007423 decrease Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
Definitions
- the present invention relates to a semiconductor integrated circuit device of a low electric power consumption type.
- FIG. 1 is a circuit diagram showing the configuration of a circuit capable of performing under a low electric voltage as a semiconductor integrated circuit device that will be used for explanation of preferred embodiments according to the present invention and following conventional examples.
- the diagram of this circuit capable of performing under the low voltage shown in FIG. 1 was also disclosed in the patent document of Japanese patent laid open publication number JP-A-7/212218 as a conventional semiconductor integrated circuit device.
- the circuit capable of performing under a low electrical voltage as a semiconductor integrated circuit device shown in FIG. 1 comprises multi-threshold complementary metal oxide semiconductors (hereinafter also referred to as MT CMOS).
- MT CMOS multi-threshold complementary metal oxide semiconductors
- the reference number 1 designates a two-input NAND gate.
- Each of the reference numbers 2 and 3 denotes a p channel type metal oxide semiconductor field effect transistor (hereinafter referred to as a p MOS FET).
- Each of the reference numbers 4 and 5 indicates a n channel type metal oxide semiconductor field effect transistors (hereinafter referred to as a n channel MOS FET).
- the absolute value of the threshold voltage of this p MOS FET is set to a low value and the absolute value of the threshold voltage of this n MOS FET is set to a high value.
- the reference number 6 designates a power source of a predetermined voltage
- 7 denotes a ground power source.
- the reference number 8 indicates a p channel MOS FET connected between the power source 6 and a power source line 12 as a hypothetical power source line. This p channel MOS FET 8 becomes active when a gate terminal of the P channel MOS FET 8 receives a control signal 9 .
- the reference number 10 indicates a n channel MOS FET connected between the ground 7 and a ground line 13 that is a hypothetical ground line. This n channel MOS FET 10 becomes active when a gate terminal of the n channel MOS FET 10 receives a control signal 11 . In this circuit shown in FIG.
- FIG. 2 is a conventional layout pattern of a memory cell array in a conventional semiconductor integrated circuit device that was disclosed in the patent document of Japanese patent laid open publication number JP-A-8/18021.
- the reference number 210 indicates an array section in which a plurality of MOS FETs are arranged in an array form.
- the reference numbers 220 , 230 , 240 , and 250 denote input/output circuit forming sections located in a peripheral section of the array section 210 , in which input/output circuits are formed.
- the reference number 260 designates a region in which MOS FETs, each having a high threshold voltage, are formed in the array section 210 .
- the reference number 270 designates a region in which MOS FETS, each having a low threshold voltage, are formed in the array section 210 .
- a MOS FET forming a semiconductor integrated circuit has a drawback in which the operation speed of the MOS FET becomes low according to reducing of the op rational voltage.
- This characteristic of the MOS FET is based on that its threshold voltage is not reduced in proportion to the reducing of the voltage value of the power source. The reason is that the magnitude of a leak current under an off state (an inactive state) of the MOS FET is increased when the threshold voltage of the MOS FET is decreased, so that the power consumption is also increased.
- the level of the control signal (CSB 1 ) 9 is set to a low level and the control signal (CS 1 ) 11 , which is an inverted signal of the control signal (CSB 1 ) 9 in voltage level, is set to a high level.
- both the p channel MOS FET 8 and the n channel MOS FET 10 are ON and the voltage potential of the hypothetical power source line 12 rises up to the voltage level of the power source and the voltage potential of the ground line 13 is fallen to the voltage level of the ground GND 7 .
- two-input NAND gate 1 operates as a normal NAND gate. In this case, because the threshold voltage of each of the MOS FETs 2 to 5 is set to the low value, it is possible to operate the two-input NAND gate 1 at a high speed when the voltage level of the power source 6 is low.
- the control signal (CSB 1 ) 9 is set to the high level and the control signal (CS 1 ) 11 , that is the inverted signal of the control signal (CSB 1 ) 9 in voltage level, is set to the low level.
- both the p channel MOS FET 8 and the n channel MOS FET 10 become OFF, so that the hypothetical power source lines 12 and the hypothetical ground line 13 are electrically disconnected from the power source 6 and the ground 7 , respectively.
- the above conventional example shows the two-input NAND gate 1 comprising MOS FETs, each having the lower absolute value of the threshold voltage, it is possible to apply the above method to many kinds of semiconductor integrated circuits in size and function such as other logical circuits, memory devices, and the like.
- FIG. 2 is the conventional layout of the circuit comprising gate arrays capable of performing under a low voltage as the semiconductor integrated circuit shown in FIG. 1.
- both the p channel MOS FET 8 and the n channel MOS FET 10 are formed in regions 260
- the p channel MOS FETs 2 and 3 and the n channel MOS FETs 4 and 5 are formed in regions 270 that are the regions other than the region 260 in the array section 210 .
- the electric power from the power source 6 , the ground voltage from the ground 7 , and the control signals 9 and 11 are supplied to the array section 210 through input/output circuit regions 220 , 230 , 240 , and 250 .
- the conventional circuit capable of performing under the low voltage as the semiconductor integrated circuit device has the configuration described above, namely, because both MOS FETs having the high threshold voltage and the low threshold voltage are formed in the array section 210 , it is difficult to use the regions 260 (that is used for the MOS FETs having the high threshold voltage) in the array section for the internal circuits such as the two-input NAND gate 1 and wiring transferring signals and voltages of power source. Thereby, it becomes to reduce the wiring efficiency in the array section 210 and the peripheral section thereof. This limitation causes to reduce the density of the layout of the semiconductor integrated circuit device.
- an object of the present invention is, with due consideration to the drawbacks of the conventional semiconductor integrated circuit device, to provide a semiconductor integrated circuit device as a circuit capable of performing under a lower voltage by forming MOS FTEs having a higher threshold voltage in regions other than the array section, capable of improving a layout efficiency and capable of using pre-designed circuits to be used in an array section without any changing of its circuit design and layout pattern.
- a semiconductor integrated circuit device comprises an array section in which a plurality of low threshold voltage metal oxide semiconductor field effect transistors (MOS FETS) are formed in array form, and input/output circuit forming areas other than the array section in which high threshold voltage MOS FETs having a high threshold voltage are formed.
- MOS FETS metal oxide semiconductor field effect transistors
- the threshold voltage of each of the high threshold voltage MOS FETs is higher than a threshold voltage of each of the plurality of low threshold voltage MOS FETs formed in said array section.
- a semiconductor integrated circuit device comprises an array section in which a plurality of low thr shold voltage metal oxide semiconductor field effect transistors (MOS FETs) are formed in array form, and input/output circuit forming areas located at peripheral sections of the array section, each area comprising a first area in which input/output circuits are formed and a second area in which MOS FETs whose absolute vale of a threshold voltage being higher than an absolute value of a threshold voltage value of each of the plurality of low threshold voltage MOS FETs formed in the array section.
- MOS FETs metal oxide semiconductor field effect transistors
- a semiconductor integrated circuit device comprises an array section in which a plurality of metal oxide semiconductor field effect transistors (MOS FETs) are formed in array form, and a plurality of areas, located at peripheral sections of the array section, in which high threshold voltage metal oxide field effect transistors (MOS FETs) and low threshold voltage MOS FETs are formed.
- MOS FETs metal oxide semiconductor field effect transistors
- an absolute value of a threshold voltage of each of the high threshold voltage MOS FETs is higher than an absolute vale of a threshold voltage of each of the plurality of MOS FETs formed in the array section, and an absolute value of a threshold voltage of each of the low threshold voltage MOS FETs is lower than the absolute vale of the threshold voltage of each of the high threshold voltage MOS FETs, and each of the plurality of areas has an input/output circuit forming area having a same configuration.
- the plurality of high threshold voltage MOS FETs are formed at areas of four corners other than the array section and the input/output circuit forming sections in the semiconductor integrated circuit.
- the plurality of high threshold voltage MOS FETs are formed at space areas between the array section and the input/output circuit forming sections in the semiconductor integrated circuit.
- switch circuits for supplying power sources to the array section and electrically cutting the power sources from the array section are formed in the input/output circuit forming areas by using the high threshold voltage MOS FETs, and input/output circuits for inputting signals to the array section and outputting the signals from the array section are formed in the input/output circuit forming areas by using both the high threshold voltage MOS FETs and the low threshold voltage MOS FETs.
- FIG. 1 is a circuit diagram showing a low voltage circuit capable of performing under a low voltage as a semiconductor integrated circuit device of the first embodiment according to the present invention
- FIG. 2 is a diagram showing a layout pattern of a conventional semiconductor integrated circuit device corresponding to the low voltage circuit capable of performing under the low voltage shown in FIG. 1;
- FIG. 3 is a diagram showing a layout pattern of regions in which the low voltage circuits capable of performing under the low voltage shown in FIG. 1 are formed as the semiconductor integrated circuit device of the first embodiment according to the present invention
- FIG. 4 is a diagram showing detailed layout patterns of the regions in which input/output circuits are formed in the semiconductor integrated circuit as the first embodiment shown in FIG. 3;
- FIG. 5 is a detailed circuit diagram showing the input/output circuit formed in the input/output forming region in the semiconductor integrated circuit of the first embodiment shown in FIG. 3;
- FIG. 6 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the second embodiment according to the present invention.
- FIG. 7 is a diagram showing another layout pattern of the regions in which the input/output circuits are formed in the semiconductor integrated circuit as the second embodiment shown in FIG. 6;
- FIG. 8 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the third embodiment according to the present invention.
- FIG. 9 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the fourth embodiment according to the present invention.
- FIG. 1 is the circuit diagram showing the circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the first embodiment according to the present invention.
- the circuit capable of performing under the low voltage comprises multi-threshold complementary metal oxide semiconductors (hereinafter referred to as MT CMOS).
- the reference number 1 designates a two-input NAND gate
- each of the reference numbers 2 and 3 denotes a p channel type metal oxide semiconductor field effect transistor (hereinafter referred to as a p MOS FET).
- Each of the reference numbers 4 and 5 indicates a n channel type metal oxide semiconductor field effect transistors (hereinafter referred to as a n channel MOS FET).
- the absolute value of the threshold voltage of this p MOS FET is set to a low value and the absolute value of the threshold voltage of this n MOS FET is set to a high value.
- the reference number 6 designates the power source, 7 denotes the ground power source.
- the reference number 8 indicates the p channel MOS FET connected between the power source 6 and a power source line 12 as a hypothetical power source line. This p channel MOS FET 8 becomes active when a gate terminal of the P channel MOS FET 8 receives the control signal 9 .
- the reference number 10 indicates the n channel MOS FET connected between the ground power source 7 and the ground voltage line 13 that is a hypothetical ground line.
- This n channel MOS FET 10 becomes active when a gate terminal of the n channel MOS FET 10 receives the control signal 11 .
- this circuit shown in FIG. 1 it is formed so that the values of the threshold voltages of the p channel MOS FET 8 and the n channel MOS FET 10 are higher than the values of the threshold voltages of the p channel MOS FETs 2 and 3 and the n channel MOS FETs 4 and 5 forming the two-input NAND gate 1 , respectively.
- FIG. 3 is a diagram showing a layout pattern of the low voltage operation circuit shown in FIG. 1 as the semiconductor integrated circuit device of the first embodiment according to the present invention.
- the reference number 21 designates an array section in which a plurality of MOS FETs are arranged in array form
- 22 to 25 denote input/output circuit section in which input/output circuits are formed in peripheral regions in the array section 21 .
- the reference number 27 indicates regions in which MOS FETs (high threshold voltage MOS FET) are formed in and each MOS FET in the regions 27 has a higher threshold voltage than the threshold voltage of each MOS FET formed in the array section 21 . In the regions other than the regions 27 in the input/output circuit sections 22 to 25 , input/output circuits are formed.
- FIG. 4 is a diagram showing detailed layout patterns of the regions in which input/output circuits are formed in the semiconductor integrated circuit as the first embodiment shown in FIG. 3.
- the reference numbers 28 and 30 designate signal pads, 29 indicates a power source pad, and 31 to 33 denote lines as wiring connecting the signal pads 28 and 30 and the power source pad 29 to the input/output circuits formed in the regions 34 and 35 and switch circuits formed in the region 7 .
- the input/output circuits are formed in the regions 34 and 35 (namely, those regions 34 and 35 correspond to the regions other than the region 27 in the input/output forming regions 22 to 25 shown in FIG. 3) in which the low threshold voltage MOS FETs are formed, and the switch circuits are formed in the region 27 in which the high threshold voltage MOS FET are formed.
- FIG. 5 is a detailed circuit diagram showing the input/output circuit formed in the input/output forming region in the semiconductor integrated circuit of the first embodiment shown in FIG. 3.
- the reference number 36 designates an output buffer circuit
- 37 denotes an input buffer circuit.
- the reference number 38 designates an output signal generated by internal circuits such as the two-input NAND gate 1 and the like, 0 . 39 indicates a control signal by which the output buffer circuit 36 enters the active state or the inactive state.
- the reference number 40 indicates an input signal to be transferred to the internal circuits
- 41 designates an input/output signal transferred to the signal pads 28 and 30 .
- the level of the control signal 9 is set to the low level, and the level of the control signal that is the inverted level of the control signal 9 is set to the high level.
- both the p channel MOS FET 8 and the n channel MOS FET 10 are ON and the level of the hypothetical power source line 12 is risen up to the voltage level of the power source 6 and the level of the hypothetical ground line 13 is fallen into the voltage level of the ground 7 .
- the two-input NAND gate 1 performs the normal operation.
- the value of the threshold voltage of each of the MOS FETs 2 to 5 is set to a low value, it is possible to operate the semiconductor integrated circuit of the first embodiment at a high speed even if the voltage level of the power source 6 is a low.
- the level of the control signal 9 is set to the high level and the level of the control signal 11 is set to the low level.
- both the p channel MOS FET 8 and the n channel MOS FET 10 become OFF.
- both the hypothetical power source line 12 and the hypothetical ground line 13 are disconnected electrically from the power source 6 and the ground 7 .
- both the absolute value of the threshold voltage of each of the p channel MOS FET 8 and the n channel MOS FET 10 is set to the high value rather than that of each of the MOS FETs 2 to 5 , it is possible to suppress the magnitude of the leak current as small as possible.
- the two-input NAND gate 1 is used as the circuit comprising MOS FETs having the low threshold voltage, it is possible to apply this concept of the present invention to other kinds of circuits having different hardware sizes to form other logical devices, memory devices, and semiconductor integrated circuit devices.
- FIG. 3 is the layout pattern of the low voltage operating circuit shown in FIG. 1 comprising gate arrays.
- the p channel MOS FET 8 and the n channel MOS FET 10 having the higher threshold voltage forming the switching circuits are formed in the region 27
- the p channel MOS FETS 2 and 3 and the n channel MOS FETs 4 and 5 having the lower threshold voltage forming the two-input NAND gate 1 are formed in the array section 21 .
- the voltages of the power source 6 and the ground 7 , and the control signals 9 and 11 are provided to/from the array section 21 through the regions 22 to 25 in which the input/output circuits are formed.
- FIG. 4 is the diagram showing the layout pattern of the switch circuits and the input/output circuits formed in the input/output circuit forming regions 22 to 25 .
- the semiconductor integrated circuit device has the signal pads and the power source pads. Through the signal pads, various kinds of signals are transferred between the internal circuits and external circuits. The voltage and the ground voltage are provided to the internal circuits of the semiconductor integrated circuit device through the power source pads.
- the input/output circuit regions corresponding to the input/output pads are used for forming the input/output circuits.
- the input/output circuit regions corresponding to the power source pads are only used for connecting the power source lines and are not used for forming the input/output circuits comprising MOS FETs. Therefore it is possible to form the MOS FETs having a high threshold voltage in those input/output circuit regions corresponding to the power source pads.
- the MOS FETs having the high threshold voltage are formed in the region corresponding to the power source pad 29 .
- the p channel MOS FET 8 and the n channel MOS FET 10 having the high threshold voltage as the switch circuits are formed.
- the input/output circuit regions corresponding to the signal pads 28 and 30 are the regions 34 and 35 in which the MOS FETs having the low threshold voltage are formed. In those regions 34 and 35 , the input/output circuits are formed.
- FIG. 5 is the detailed circuit diagram showing the input/output circuit shown in FIG. 4. when the signals from the semiconductor integrated circuit are transferred to other circuits, when receiving the control signal 39 , the output buffer circuit 36 is activated, and thereby, the output signal 38 is amplified by the MOS FET having a larger area formed in the output buffer 36 and transferred to the external devices, that are located in outside areas of the semiconductor integrated circuit device, as the input/output signal 41 having a larger driving ability.
- the output buffer 36 receives the control signal 39 , so that the output buffer 39 becomes inactive. Thereby, both two lines connected to the output buffer 36 are disconnected electrically. Therefore, the input/output signal 41 is amplified by the input buffer 40 without any influence from the output signal 38 . Then, the input/output signal 41 amplified by the input buffer 37 is transferred to the internal circuit in the semiconductor integrated circuit device.
- both the output buffer circuit 36 and the input buffer circuit 37 are formed by using the MOS FETs having the low threshold voltage.
- the semiconductor integrated circuit device As described above, according to the semiconductor integrated circuit device as the first embodiment, it is possible to realize the semiconductor integrated circuit device including MT CMOSs capable of performing at a high speed and of achieving a low power consumption. In addition to this effect of the present invention, it may prevent to decrease the density of the layout pattern of the semiconductor integrated circuit device. On the contrary, the conventional semiconductor integrated circuit device shown in FIG. 2 has a lower density in the layout pattern because the region 260 , in which the MOS FETs having the high threshold voltage are formed, limits the increasing of the density of the layout pattern.
- the pre-designed layout pattern in which no MT CMOS is used it is possible to perform the wiring design efficiently. Furthermore, because the p channel MOS FET 8 and the n channel MOS FET 10 having the high threshold voltage are formed in the regions 27 in the input/output circuit forming regions 22 to 25 , it is possible to use the pre-designed layout pattern of the input/output circuit forming regions 22 to 25 without any changing of the layout pattern. Thereby, it is possible to perform the layout design and the wiring design efficiently, and to reduce the design cost for the semiconductor integrated circuit device.
- FIG. 6 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the second embodiment according to the present invention.
- each of the input/output circuit forming regions 221 , 231 , 241 , and 251 is made up of a plurality of regions.
- both MOS FETs having a low threshold voltage hereinafter, also referred to as low threshold voltage MOS FET
- MOS FETs having a high threshold voltage hereinafter, also referred to as high threshold voltage MOS FET
- Each of the regions 221 , 231 , 241 , and 251 is the same configuration in the semiconductor integrated circuit as the second embodiment.
- the reference numbers 51 to 54 designate regions in the regions 221 , 231 , 241 , and 251 in which the high threshold voltage MOS FETs are formed. In FIG. 6, the regions 51 to 54 are designated by shadowed lines or slanted lines.
- FIG. 7 is a diagram showing a layout pattern of the regions 221 , 231 , 241 , and 251 in which the input/output circuits comprising MOS FETs are formed in the semiconductor integrated circuit as the second embodiment shown in FIG. 6.
- the reference numbers 55 to 57 designate the regions in which the high threshold voltage MOS FETs are formed
- the reference numbers 58 to 60 designate the regions in which the low threshold voltage MOS FETs are formed.
- the regions 55 , 56 , and 57 are designated by shadowed lines or slanted lines.
- the reference numbers 61 and 63 designate input/output circuits located between the regions 55 for forming the high threshold voltage MOS FETs and the region 58 for forming the low threshold voltage MOS FETs, and between the regions 57 for forming the high threshold voltage MOS FETs and the region 60 for forming the low threshold voltage MOS FETs. Each of the regions in which the input/output circuits 61 and 63 are formed has the same configuration.
- the reference number 62 indicates a switch circuit located in the region 56 in which the high threshold voltage MOS FETs are formed.
- both the high threshold voltage MOS FETs and the low threshold voltage MOS FETs may be used.
- the input/output circuit comprises MOS FETs having a larger size in area in order to drive external devices as heavy load devices.
- this input/output circuit comprises MOS FET having a low threshold voltage, a large leak current flows. This causes to increase the power consumption of semiconductor integrated circuit device.
- the input/output circuits 61 and 63 may be formed in both the high threshold MOS FET forming region 55 and the low threshold MOS FET forming region 58 , and the high threshold MOS FET forming region 57 and the low threshold MOS FET forming region 60 , respectively.
- the output buffer circuit 36 in the input/output circuit shown in FIG. 5 may comprises the high threshold voltage MOS FETs formed in the high threshold voltage MOS FET forming region 55 .
- the switch circuit 62 shown in FIG. 7 comprises the p channel MOS FET 8 and the n channel MOS FET 10 shown in FIG. 1 that are made up of only the high threshold voltage MOS FETs formed in the region 62 .
- the semiconductor integrated circuit device as the second embodiment it is possible to obtain the same effect of the first embodiment of the present invention.
- it is possible to form all of the gates of the input/output circuits it is possible to form the switch circuits for the power source pads and the input/output circuits for the signal pads at optional positions. This causes to form circuits having optional functions by using gate arrays.
- it is possible to form the input/output circuits by using both the high threshold voltage MOS FETs and the low threshold voltage MOS FETs it is possible to form the input/output circuits in which a small value of a leak current flows. Therefore this causes to decrease the power consumption of the semiconductor integrated circuit device.
- FIG. 8 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device as the third embodiment according to the present invention.
- the reference numbers 71 , 72 , 73 , and 74 designate space areas located at four corners of the array section 21 other than the input/output circuit forming regions 22 , 23 , 24 , and 25 in a semiconductor chip.
- the high threshold voltage MOS FETs are formed at the space areas 71 to 74 in the four corners.
- the space areas 55 , 56 , and 57 are designated by shadowed lines or slanted lines.
- MOS FETs are not formed at the space areas 71 to 74 located at the four corners in a conventional semiconductor chip.
- the p channel MOS FET 8 and the n channel MOS FET 10 are formed in the space areas 71 to 74 in the four corners by using MOS FETs of the high threshold voltage.
- the semiconductor integrated circuit device as the third embodiment it is possible to obtain the same effect of the semiconductor integrated circuit device as the first embodiment.
- the gates having the same configuration in the input/output circuit forming regions 22 to 25 in the semiconductor integrated circuit as the third embodiment, it is possible to form the input/output circuits for the signal pads at desired areas and possible to form desired circuits by using gate arrays.
- FIG. 9 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the fourth embodiment according to the present invention.
- the reference number 75 designates a space area located between the array section 21 and the input/output circuit forming areas 22 to 25 .
- the space area 71 is designated by shadowed lines or slanted lines.
- the MOS FETs having the high threshold voltage are formed.
- MOS FETs are not formed at the space area 75 located between the array section 21 and the input/output circuit forming sections 22 to 25 in the conventional semiconductor chip.
- the p channel MOS FET 8 and the n channel MOS FET 10 are formed in the space area 75 by using MOS FETs of the high threshold voltage.
- the semiconductor integrated circuit device as the fourth embodiment it is possible to obtain the same effect of the semiconductor integrated circuit device as the third embodiment. That is, it is possible to obtain the same effect of the semiconductor integrated circuit device as the third embodiment.
- the gates having the same configuration in the input/output circuit forming regions 22 to 25 in the semiconductor integrated circuit as the fourth embodiment, it is possible to form the input/output circuits for the signal pads at desired areas and possible to form desired circuits by using gate arrays.
- the semiconductor integrated circuit device of the present invention because only the low threshold voltage MOS FETs are formed in the array section, it is possible to have a higher density of the layout pattern of the semiconductor integrated circuit device rather than that of the conventional semiconductor integrated circuit device in which the limitation caused by the high threshold voltage MOS FET arranged in the array section decreases the density of the layout pattern. In addition to this, it is possible to use the pre-designed layout pattern in which no MT CMOSs are used without any changing of its design. It is thereby possible to perform the layout design and to perform the wiring efficiently.
- the semiconductor integrated circuit device of the present invention because the high threshold voltage MOS FETs are formed in areas, that are not used normally, other than the input/output circuit forming areas, it is possible to use apply the layout pattern, that has been designed for the input/output circuit forming regions, without any changing of its layout pattern. It is thereby possible to perform the layout design and to perform the wiring efficiently.
- the semiconductor integrated circuit device of the present invention because the all of the input/output circuit forming regions have the same configuration, it is possible to form the switch circuits and the input/output circuits at desired positions. Furthermore, because both the high and low threshold voltage MOS FETs are used before forming the input/output circuits, it is possible to form the input/output circuits in which a smaller leak current flows. Moreover, it is thereby possible to reduce the power consumption of the semiconductor integrated circuit.
- the semiconductor integrated circuit device of the present invention because all of the input/output circuit forming regions have the same configuration, it is possible to form the input/output circuits used for the signal pads at desired position in the semiconductor chip, and possible to form an optional circuit by using gate arrays.
- the semiconductor integrated circuit device of the present invention because the input/output circuits are formed by using both the high threshold voltage MOS FETs and the low threshold voltage MOS FETs, a small leak current flows in those input/output circuits, it is possible to reduce the power consumption of the semiconductor integrated circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A semiconductor integrated circuit device of a low power consumption capable of performing under a low voltage has an array section 21 in which only low threshold voltage MOS FETs are formed, and areas other than the array section 21 in which high threshold voltage MOS FETs whose threshold voltage is higher than that of each low threshold voltage MOS FET formed in the array section are formed.
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor integrated circuit device of a low electric power consumption type.
- 2. Description of the Prior Art
- FIG. 1 is a circuit diagram showing the configuration of a circuit capable of performing under a low electric voltage as a semiconductor integrated circuit device that will be used for explanation of preferred embodiments according to the present invention and following conventional examples. The diagram of this circuit capable of performing under the low voltage shown in FIG. 1 was also disclosed in the patent document of Japanese patent laid open publication number JP-A-7/212218 as a conventional semiconductor integrated circuit device.
- The circuit capable of performing under a low electrical voltage as a semiconductor integrated circuit device shown in FIG. 1 comprises multi-threshold complementary metal oxide semiconductors (hereinafter also referred to as MT CMOS).
- In FIG. 1, the
reference number 1 designates a two-input NAND gate. Each of thereference numbers reference numbers 4 and 5 indicates a n channel type metal oxide semiconductor field effect transistors (hereinafter referred to as a n channel MOS FET). In the circuit shown in FIG. 1, the absolute value of the threshold voltage of this p MOS FET is set to a low value and the absolute value of the threshold voltage of this n MOS FET is set to a high value. Thereference number 6 designates a power source of a predetermined voltage, 7 denotes a ground power source. Thereference number 8 indicates a p channel MOS FET connected between thepower source 6 and apower source line 12 as a hypothetical power source line. This p channel MOS FET 8 becomes active when a gate terminal of the P channel MOS FET 8 receives acontrol signal 9. Thereference number 10 indicates a n channel MOS FET connected between theground 7 and aground line 13 that is a hypothetical ground line. This n channel MOS FET 10 becomes active when a gate terminal of the n channel MOS FET 10 receives acontrol signal 11. In this circuit shown in FIG. 1, it is formed so that the absolute values of the threshold voltages of the pchannel MOS FET 8 and the nchannel MOS FET 10 are higher than the absolute values of the threshold voltages of the pchannel MOS FETs channel MOS FETs 4 and 5 forming the two-input NAND gate 1, respectively. - FIG. 2 is a conventional layout pattern of a memory cell array in a conventional semiconductor integrated circuit device that was disclosed in the patent document of Japanese patent laid open publication number JP-A-8/18021. In FIG. 2, the
reference number 210 indicates an array section in which a plurality of MOS FETs are arranged in an array form. Thereference numbers array section 210, in which input/output circuits are formed. Thereference number 260 designates a region in which MOS FETs, each having a high threshold voltage, are formed in thearray section 210. Further, thereference number 270 designates a region in which MOS FETS, each having a low threshold voltage, are formed in thearray section 210. - Next, a description will be given of the operation of the conventional circuit capable of performing under a low supply voltage as the conventional semiconductor integrated circuit device shown in FIG. 2
- In recent years, there have been significant advancements of technology in portable devices such as mobile telephone devices and the portable devices are widely used in the world. Accordingly, it must be required to operate those portable devices under a lower power voltage in order to maintain the voltage of a battery as long as possible. To reduce the operational voltage used in the portable devices is an effective method to reduce the power consumption of the portable devices as small as possible. Because the power consumption is obtained by multiple of a voltage value and a current value, it is possible to reduce both the voltage value and the current value by reducing the operational voltage of the devices. In general, this method causes to obtain a greatly effect to reduce the power consumption of the devices. However, a MOS FET forming a semiconductor integrated circuit has a drawback in which the operation speed of the MOS FET becomes low according to reducing of the op rational voltage. This characteristic of the MOS FET is based on that its threshold voltage is not reduced in proportion to the reducing of the voltage value of the power source. The reason is that the magnitude of a leak current under an off state (an inactive state) of the MOS FET is increased when the threshold voltage of the MOS FET is decreased, so that the power consumption is also increased.
- In order to solve the conventional drawback described above, a following conventional method is used.
- In the circuit operable under a low voltage shown in FIG. 1, when the two-
input NAND gate 1 operates, the level of the control signal (CSB1) 9 is set to a low level and the control signal (CS1) 11, which is an inverted signal of the control signal (CSB1) 9 in voltage level, is set to a high level. Thereby, both the pchannel MOS FET 8 and the nchannel MOS FET 10 are ON and the voltage potential of the hypotheticalpower source line 12 rises up to the voltage level of the power source and the voltage potential of theground line 13 is fallen to the voltage level of theground GND 7. As a result, two-input NAND gate 1 operates as a normal NAND gate. In this case, because the threshold voltage of each of theMOS FETs 2 to 5 is set to the low value, it is possible to operate the two-input NAND gate 1 at a high speed when the voltage level of thepower source 6 is low. - When the two-
input NAND gate 1 is not used, the control signal (CSB1) 9 is set to the high level and the control signal (CS1) 11, that is the inverted signal of the control signal (CSB1) 9 in voltage level, is set to the low level. At this time, both the p channel MOS FET 8 and the n channel MOS FET 10 become OFF, so that the hypotheticalpower source lines 12 and thehypothetical ground line 13 are electrically disconnected from thepower source 6 and theground 7, respectively. - Because it is so formed that the absolute value of the threshold voltage of each of the p
channel MOS FET 8 and the nchannel MOS FET 10 is higher than that of each of theMOS FETs 2 to 5, it is possible to suppress the value of the leak current within a lower value. - In general, in a region in which the voltage between the gate and the source of a MOS FET is lower than a threshold voltage of the MOS FET, the magnitude of the leak current flowing through the source and the drain is exponentially increased according to the value of the voltage of the gate. It is therefore possible to greatly reduce the leak current when the
MOS FETs 2 to 5 and theMOS FETs - Although the above conventional example shows the two-
input NAND gate 1 comprising MOS FETs, each having the lower absolute value of the threshold voltage, it is possible to apply the above method to many kinds of semiconductor integrated circuits in size and function such as other logical circuits, memory devices, and the like. - FIG. 2 is the conventional layout of the circuit comprising gate arrays capable of performing under a low voltage as the semiconductor integrated circuit shown in FIG. 1. In FIG. 1, both the p
channel MOS FET 8 and the nchannel MOS FET 10, each having a higher threshold voltage, are formed inregions 260, and the pchannel MOS FETs channel MOS FETs 4 and 5, each having a lower threshold voltage, are formed inregions 270 that are the regions other than theregion 260 in thearray section 210. Further, the electric power from thepower source 6, the ground voltage from theground 7, and thecontrol signals array section 210 through input/output circuit regions - Because the conventional circuit capable of performing under the low voltage as the semiconductor integrated circuit device has the configuration described above, namely, because both MOS FETs having the high threshold voltage and the low threshold voltage are formed in the
array section 210, it is difficult to use the regions 260 (that is used for the MOS FETs having the high threshold voltage) in the array section for the internal circuits such as the two-input NAND gate 1 and wiring transferring signals and voltages of power source. Thereby, it becomes to reduce the wiring efficiency in thearray section 210 and the peripheral section thereof. This limitation causes to reduce the density of the layout of the semiconductor integrated circuit device. - In addition, in order to obtain a low power consumption, when the MT CMOS is used in a previously designed circuit (or in a pre-designed circuit) in which the MT CMOS is not used, it is difficult to use the pre-designed circuit without changing this layout pattern by the limitation of the
regions 260 in thearray section 210 in which the MOS FETs having the high threshold voltage are formed. This conventional layout of the circuit causes a drawback that it must be required to design a new layout pattern again. - Accordingly, an object of the present invention is, with due consideration to the drawbacks of the conventional semiconductor integrated circuit device, to provide a semiconductor integrated circuit device as a circuit capable of performing under a lower voltage by forming MOS FTEs having a higher threshold voltage in regions other than the array section, capable of improving a layout efficiency and capable of using pre-designed circuits to be used in an array section without any changing of its circuit design and layout pattern.
- In accordance with a preferred embodiment of the present invention, a semiconductor integrated circuit device comprises an array section in which a plurality of low threshold voltage metal oxide semiconductor field effect transistors (MOS FETS) are formed in array form, and input/output circuit forming areas other than the array section in which high threshold voltage MOS FETs having a high threshold voltage are formed. In the semiconductor integrated circuit device described above, the threshold voltage of each of the high threshold voltage MOS FETs is higher than a threshold voltage of each of the plurality of low threshold voltage MOS FETs formed in said array section.
- In accordance with another preferred embodiment of the present invention, a semiconductor integrated circuit device comprises an array section in which a plurality of low thr shold voltage metal oxide semiconductor field effect transistors (MOS FETs) are formed in array form, and input/output circuit forming areas located at peripheral sections of the array section, each area comprising a first area in which input/output circuits are formed and a second area in which MOS FETs whose absolute vale of a threshold voltage being higher than an absolute value of a threshold voltage value of each of the plurality of low threshold voltage MOS FETs formed in the array section.
- In accordance with another preferred embodiment of the present invention, a semiconductor integrated circuit device comprises an array section in which a plurality of metal oxide semiconductor field effect transistors (MOS FETs) are formed in array form, and a plurality of areas, located at peripheral sections of the array section, in which high threshold voltage metal oxide field effect transistors (MOS FETs) and low threshold voltage MOS FETs are formed. In the semiconductor integrated circuit device described above, an absolute value of a threshold voltage of each of the high threshold voltage MOS FETs is higher than an absolute vale of a threshold voltage of each of the plurality of MOS FETs formed in the array section, and an absolute value of a threshold voltage of each of the low threshold voltage MOS FETs is lower than the absolute vale of the threshold voltage of each of the high threshold voltage MOS FETs, and each of the plurality of areas has an input/output circuit forming area having a same configuration.
- In the semiconductor integrated circuit device as another preferred embodiment of the present invention, the plurality of high threshold voltage MOS FETs are formed at areas of four corners other than the array section and the input/output circuit forming sections in the semiconductor integrated circuit.
- In the semiconductor integrated circuit device as another preferred embodiment of the present invention, the plurality of high threshold voltage MOS FETs are formed at space areas between the array section and the input/output circuit forming sections in the semiconductor integrated circuit.
- In the semiconductor integrated circuit device as another preferred embodiment of the present invention, switch circuits for supplying power sources to the array section and electrically cutting the power sources from the array section are formed in the input/output circuit forming areas by using the high threshold voltage MOS FETs, and input/output circuits for inputting signals to the array section and outputting the signals from the array section are formed in the input/output circuit forming areas by using both the high threshold voltage MOS FETs and the low threshold voltage MOS FETs.
- These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings, in which:
- FIG. 1 is a circuit diagram showing a low voltage circuit capable of performing under a low voltage as a semiconductor integrated circuit device of the first embodiment according to the present invention;
- FIG. 2 is a diagram showing a layout pattern of a conventional semiconductor integrated circuit device corresponding to the low voltage circuit capable of performing under the low voltage shown in FIG. 1;
- FIG. 3 is a diagram showing a layout pattern of regions in which the low voltage circuits capable of performing under the low voltage shown in FIG. 1 are formed as the semiconductor integrated circuit device of the first embodiment according to the present invention;
- FIG. 4 is a diagram showing detailed layout patterns of the regions in which input/output circuits are formed in the semiconductor integrated circuit as the first embodiment shown in FIG. 3;
- FIG. 5 is a detailed circuit diagram showing the input/output circuit formed in the input/output forming region in the semiconductor integrated circuit of the first embodiment shown in FIG. 3;
- FIG. 6 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the second embodiment according to the present invention;
- FIG. 7 is a diagram showing another layout pattern of the regions in which the input/output circuits are formed in the semiconductor integrated circuit as the second embodiment shown in FIG. 6;
- FIG. 8 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the third embodiment according to the present invention; and
- FIG. 9 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the fourth embodiment according to the present invention.
- Other features of this invention will become apparent through the following description of preferred embodiments which are given for illustration of the invention and are not intended to be limiting thereof.
- Preferred embodiments of the semiconductor integrated circuit device according to the present invention will now be described with reference to the drawings.
- First Embodiment
- FIG. 1 is the circuit diagram showing the circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the first embodiment according to the present invention.
- The circuit capable of performing under the low voltage (hereinafter referred to as the low voltage operation circuit) comprises multi-threshold complementary metal oxide semiconductors (hereinafter referred to as MT CMOS). In FIG. 1, the
reference number 1 designates a two-input NAND gate, each of thereference numbers reference numbers 4 and 5 indicates a n channel type metal oxide semiconductor field effect transistors (hereinafter referred to as a n channel MOS FET). The absolute value of the threshold voltage of this p MOS FET is set to a low value and the absolute value of the threshold voltage of this n MOS FET is set to a high value. Thereference number 6 designates the power source, 7 denotes the ground power source. Thereference number 8 indicates the p channel MOS FET connected between thepower source 6 and apower source line 12 as a hypothetical power source line. This pchannel MOS FET 8 becomes active when a gate terminal of the Pchannel MOS FET 8 receives thecontrol signal 9. Thereference number 10 indicates the n channel MOS FET connected between theground power source 7 and theground voltage line 13 that is a hypothetical ground line. This nchannel MOS FET 10 becomes active when a gate terminal of the nchannel MOS FET 10 receives thecontrol signal 11. In this circuit shown in FIG. 1, it is formed so that the values of the threshold voltages of the pchannel MOS FET 8 and the nchannel MOS FET 10 are higher than the values of the threshold voltages of the pchannel MOS FETs channel MOS FETs 4 and 5 forming the two-input NAND gate 1, respectively. - FIG. 3 is a diagram showing a layout pattern of the low voltage operation circuit shown in FIG. 1 as the semiconductor integrated circuit device of the first embodiment according to the present invention. In FIG. 1, the
reference number 21 designates an array section in which a plurality of MOS FETs are arranged in array form, 22 to 25 denote input/output circuit section in which input/output circuits are formed in peripheral regions in thearray section 21. Thereference number 27 indicates regions in which MOS FETs (high threshold voltage MOS FET) are formed in and each MOS FET in theregions 27 has a higher threshold voltage than the threshold voltage of each MOS FET formed in thearray section 21. In the regions other than theregions 27 in the input/output circuit sections 22 to 25, input/output circuits are formed. - FIG. 4 is a diagram showing detailed layout patterns of the regions in which input/output circuits are formed in the semiconductor integrated circuit as the first embodiment shown in FIG. 3. In FIG. 4, the
reference numbers signal pads power source pad 29 to the input/output circuits formed in theregions region 7. In this case shown in FIG. 4, the input/output circuits are formed in theregions 34 and 35 (namely, thoseregions region 27 in the input/output forming regions 22 to 25 shown in FIG. 3) in which the low threshold voltage MOS FETs are formed, and the switch circuits are formed in theregion 27 in which the high threshold voltage MOS FET are formed. - Further, FIG. 5 is a detailed circuit diagram showing the input/output circuit formed in the input/output forming region in the semiconductor integrated circuit of the first embodiment shown in FIG. 3. In FIG. 5, the
reference number 36 designates an output buffer circuit, 37 denotes an input buffer circuit. Thereference number 38 designates an output signal generated by internal circuits such as the two-input NAND gate 1 and the like, 0.39 indicates a control signal by which theoutput buffer circuit 36 enters the active state or the inactive state. Thereference number 40 indicates an input signal to be transferred to the internal circuits, 41 designates an input/output signal transferred to thesignal pads - Next, a description will be given of the operation of the semiconductor integrated circuit device as the first embodiment.
- In the low voltage operation circuit shown in FIG. 1, when the two-
input NAND gate 1 operates, the level of thecontrol signal 9 is set to the low level, and the level of the control signal that is the inverted level of thecontrol signal 9 is set to the high level. Thereby, both the pchannel MOS FET 8 and the nchannel MOS FET 10 are ON and the level of the hypotheticalpower source line 12 is risen up to the voltage level of thepower source 6 and the level of thehypothetical ground line 13 is fallen into the voltage level of theground 7. As a result, the two-input NAND gate 1 performs the normal operation. In this case, because the value of the threshold voltage of each of theMOS FETs 2 to 5 is set to a low value, it is possible to operate the semiconductor integrated circuit of the first embodiment at a high speed even if the voltage level of thepower source 6 is a low. - When the two-
input NAND gate 1 is not used, the level of thecontrol signal 9 is set to the high level and the level of thecontrol signal 11 is set to the low level. In this case, both the pchannel MOS FET 8 and the nchannel MOS FET 10 become OFF. Thereby, both the hypotheticalpower source line 12 and thehypothetical ground line 13 are disconnected electrically from thepower source 6 and theground 7. Because both the absolute value of the threshold voltage of each of the pchannel MOS FET 8 and the nchannel MOS FET 10 is set to the high value rather than that of each of theMOS FETs 2 to 5, it is possible to suppress the magnitude of the leak current as small as possible. - In general, in the region in which MOS FETs (in each MOS FET, a voltage between the gate and the source of this MOS FET is a lower value than the threshold voltage of this MOS FET) are formed, because the leak current flowing through the source and the drain is increased exponentially corresponding to the increasing of the gate voltage, it is possible to reduce the leak current when the two-
input NAND gate 1 is not used by setting the different threshold voltages to theMOS FETs 2 to 5 and theMOS FETs - In the explanation of the semiconductor integrated circuit device of the first embodiment described above, although the two-
input NAND gate 1 is used as the circuit comprising MOS FETs having the low threshold voltage, it is possible to apply this concept of the present invention to other kinds of circuits having different hardware sizes to form other logical devices, memory devices, and semiconductor integrated circuit devices. - FIG. 3 is the layout pattern of the low voltage operating circuit shown in FIG. 1 comprising gate arrays. In FIG. 3, the p
channel MOS FET 8 and the nchannel MOS FET 10 having the higher threshold voltage forming the switching circuits are formed in theregion 27, and the pchannel MOS FETS channel MOS FETs 4 and 5 having the lower threshold voltage forming the two-input NAND gate 1 are formed in thearray section 21. - The voltages of the
power source 6 and theground 7, and the control signals 9 and 11 are provided to/from thearray section 21 through theregions 22 to 25 in which the input/output circuits are formed. - FIG. 4 is the diagram showing the layout pattern of the switch circuits and the input/output circuits formed in the input/output
circuit forming regions 22 to 25. - In general, the semiconductor integrated circuit device has the signal pads and the power source pads. Through the signal pads, various kinds of signals are transferred between the internal circuits and external circuits. The voltage and the ground voltage are provided to the internal circuits of the semiconductor integrated circuit device through the power source pads. In addition, the input/output circuit regions corresponding to the input/output pads are used for forming the input/output circuits. On the contrary, the input/output circuit regions corresponding to the power source pads are only used for connecting the power source lines and are not used for forming the input/output circuits comprising MOS FETs. Therefore it is possible to form the MOS FETs having a high threshold voltage in those input/output circuit regions corresponding to the power source pads.
- In FIG. 4, the MOS FETs having the high threshold voltage are formed in the region corresponding to the
power source pad 29. In this region, the pchannel MOS FET 8 and the nchannel MOS FET 10 having the high threshold voltage as the switch circuits are formed. The input/output circuit regions corresponding to thesignal pads regions regions - FIG. 5 is the detailed circuit diagram showing the input/output circuit shown in FIG. 4. when the signals from the semiconductor integrated circuit are transferred to other circuits, when receiving the
control signal 39, theoutput buffer circuit 36 is activated, and thereby, theoutput signal 38 is amplified by the MOS FET having a larger area formed in theoutput buffer 36 and transferred to the external devices, that are located in outside areas of the semiconductor integrated circuit device, as the input/output signal 41 having a larger driving ability. - Next, when an external signal generated by the outside devices of the semiconductor integrated circuit device is transferred to the internal circuits in the semiconductor integrated circuit device, the
output buffer 36 receives thecontrol signal 39, so that theoutput buffer 39 becomes inactive. Thereby, both two lines connected to theoutput buffer 36 are disconnected electrically. Therefore, the input/output signal 41 is amplified by theinput buffer 40 without any influence from theoutput signal 38. Then, the input/output signal 41 amplified by theinput buffer 37 is transferred to the internal circuit in the semiconductor integrated circuit device. In the semiconductor integrated circuit device as the first embodiment, both theoutput buffer circuit 36 and theinput buffer circuit 37 are formed by using the MOS FETs having the low threshold voltage. - As described above, according to the semiconductor integrated circuit device as the first embodiment, it is possible to realize the semiconductor integrated circuit device including MT CMOSs capable of performing at a high speed and of achieving a low power consumption. In addition to this effect of the present invention, it may prevent to decrease the density of the layout pattern of the semiconductor integrated circuit device. On the contrary, the conventional semiconductor integrated circuit device shown in FIG. 2 has a lower density in the layout pattern because the
region 260, in which the MOS FETs having the high threshold voltage are formed, limits the increasing of the density of the layout pattern. - Further, according to the first embodiment of the present invention, it is possible to use the pre-designed layout pattern in which no MT CMOS is used, it is possible to perform the wiring design efficiently. Furthermore, because the p
channel MOS FET 8 and the nchannel MOS FET 10 having the high threshold voltage are formed in theregions 27 in the input/outputcircuit forming regions 22 to 25, it is possible to use the pre-designed layout pattern of the input/outputcircuit forming regions 22 to 25 without any changing of the layout pattern. Thereby, it is possible to perform the layout design and the wiring design efficiently, and to reduce the design cost for the semiconductor integrated circuit device. - Second Embodiment
- FIG. 6 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the second embodiment according to the present invention. In FIG. 6, each of the input/output
circuit forming regions regions regions reference numbers 51 to 54 designate regions in theregions regions 51 to 54 are designated by shadowed lines or slanted lines. - FIG. 7 is a diagram showing a layout pattern of the
regions reference numbers 55 to 57 designate the regions in which the high threshold voltage MOS FETs are formed, and thereference numbers 58 to 60 designate the regions in which the low threshold voltage MOS FETs are formed. In FIG. 7, theregions reference numbers regions 55 for forming the high threshold voltage MOS FETs and theregion 58 for forming the low threshold voltage MOS FETs, and between theregions 57 for forming the high threshold voltage MOS FETs and theregion 60 for forming the low threshold voltage MOS FETs. Each of the regions in which the input/output circuits reference number 62 indicates a switch circuit located in theregion 56 in which the high threshold voltage MOS FETs are formed. - Next, a description will be given of the operation of the low voltage circuit capable of performing under a low voltage as the semiconductor integrated circuit device as the second embodiment.
- In the input/output
circuit forming regions - As shown in FIG. 7, according to the semiconductor integrated circuit device as the second embodiment, it is possible to halt flowing of the leak current because the input/
output circuits FET forming region 55 and the low threshold MOSFET forming region 58, and the high threshold MOSFET forming region 57 and the low threshold MOSFET forming region 60, respectively. - For example, it is possible to cut the flow of the leak current because the
output buffer circuit 36 in the input/output circuit shown in FIG. 5 may comprises the high threshold voltage MOS FETs formed in the high threshold voltage MOSFET forming region 55. - In addition, the
switch circuit 62 shown in FIG. 7 comprises the pchannel MOS FET 8 and the nchannel MOS FET 10 shown in FIG. 1 that are made up of only the high threshold voltage MOS FETs formed in theregion 62. - As described above, according to the semiconductor integrated circuit device as the second embodiment, it is possible to obtain the same effect of the first embodiment of the present invention. In addition to this effect, because it is possible to form all of the gates of the input/output circuits, it is possible to form the switch circuits for the power source pads and the input/output circuits for the signal pads at optional positions. This causes to form circuits having optional functions by using gate arrays. Furthermore, because it is possible to form the input/output circuits by using both the high threshold voltage MOS FETs and the low threshold voltage MOS FETs, it is possible to form the input/output circuits in which a small value of a leak current flows. Therefore this causes to decrease the power consumption of the semiconductor integrated circuit device.
- Third Embodiment
- FIG. 8 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device as the third embodiment according to the present invention. In FIG. 8, the
reference numbers array section 21 other than the input/outputcircuit forming regions space areas 71 to 74 in the four corners. In FIG. 8, thespace areas - Next, a description will be given of the operation of the semiconductor integrated circuit device as the third embodiment.
- In general, MOS FETs are not formed at the
space areas 71 to 74 located at the four corners in a conventional semiconductor chip. In the third embodiment, the pchannel MOS FET 8 and the nchannel MOS FET 10 are formed in thespace areas 71 to 74 in the four corners by using MOS FETs of the high threshold voltage. - As described above, according to the semiconductor integrated circuit device as the third embodiment, it is possible to obtain the same effect of the semiconductor integrated circuit device as the first embodiment. In addition to this effect, because it is possible to form the gates having the same configuration in the input/output
circuit forming regions 22 to 25 in the semiconductor integrated circuit as the third embodiment, it is possible to form the input/output circuits for the signal pads at desired areas and possible to form desired circuits by using gate arrays. - Fourth Embodiment
- FIG. 9 is a diagram showing another layout pattern of the low voltage circuit capable of performing under the low voltage as the semiconductor integrated circuit device of the fourth embodiment according to the present invention. In FIG. 9, the
reference number 75 designates a space area located between thearray section 21 and the input/outputcircuit forming areas 22 to 25. In FIG. 9, thespace area 71 is designated by shadowed lines or slanted lines. In thespace area 75, the MOS FETs having the high threshold voltage are formed. - Next, a description will be given of the operation of the semiconductor integrated circuit device as the fourth embodiment.
- In general, MOS FETs are not formed at the
space area 75 located between thearray section 21 and the input/outputcircuit forming sections 22 to 25 in the conventional semiconductor chip. In the fourth embodiment of the present invention, the pchannel MOS FET 8 and the nchannel MOS FET 10 are formed in thespace area 75 by using MOS FETs of the high threshold voltage. - As described above, according to the semiconductor integrated circuit device as the fourth embodiment, it is possible to obtain the same effect of the semiconductor integrated circuit device as the third embodiment. That is, it is possible to obtain the same effect of the semiconductor integrated circuit device as the third embodiment. In addition to this effect, because it is possible to form the gates having the same configuration in the input/output
circuit forming regions 22 to 25 in the semiconductor integrated circuit as the fourth embodiment, it is possible to form the input/output circuits for the signal pads at desired areas and possible to form desired circuits by using gate arrays. - As set fourth above, according to the semiconductor integrated circuit device of the present invention, because only the low threshold voltage MOS FETs are formed in the array section, it is possible to have a higher density of the layout pattern of the semiconductor integrated circuit device rather than that of the conventional semiconductor integrated circuit device in which the limitation caused by the high threshold voltage MOS FET arranged in the array section decreases the density of the layout pattern. In addition to this, it is possible to use the pre-designed layout pattern in which no MT CMOSs are used without any changing of its design. It is thereby possible to perform the layout design and to perform the wiring efficiently.
- In addition, according to the semiconductor integrated circuit device of the present invention, because the high threshold voltage MOS FETs are formed in areas, that are not used normally, other than the input/output circuit forming areas, it is possible to use apply the layout pattern, that has been designed for the input/output circuit forming regions, without any changing of its layout pattern. It is thereby possible to perform the layout design and to perform the wiring efficiently.
- Furthermore, according to the semiconductor integrated circuit device of the present invention, because the all of the input/output circuit forming regions have the same configuration, it is possible to form the switch circuits and the input/output circuits at desired positions. Furthermore, because both the high and low threshold voltage MOS FETs are used before forming the input/output circuits, it is possible to form the input/output circuits in which a smaller leak current flows. Moreover, it is thereby possible to reduce the power consumption of the semiconductor integrated circuit.
- Moreover, according to the semiconductor integrated circuit device of the present invention, because all of the input/output circuit forming regions have the same configuration, it is possible to form the input/output circuits used for the signal pads at desired position in the semiconductor chip, and possible to form an optional circuit by using gate arrays.
- Furthermore, according to the semiconductor integrated circuit device of the present invention, because the input/output circuits are formed by using both the high threshold voltage MOS FETs and the low threshold voltage MOS FETs, a small leak current flows in those input/output circuits, it is possible to reduce the power consumption of the semiconductor integrated circuit.
- While the above provides a full and complete disclosure of the preferred embodiments of the present invention, various modifications, alternate constructions and equivalents may be employed without departing from the scope of the invention. Therefore the above description and illustration should not be construed as limiting the scope of the invention, which is defined by the appended claims.
Claims (6)
1. A semiconductor integrated circuit device comprising:
an internal circuit section in which an integrated circuit is formed, the integrated circuit including at least MOS transistors of same conductivity type,
a plurality of terminal pads including signal pads,
a plurality of buffer regions connected to said signal pads, respectively,
each buffer region including at least one of an input buffer circuit and an output buffer circuit, the input buffer circuit connected between the internal circuit and one of the signal pads and transfers a signal from the one signal pad to the internal circuit, and the output buffer circuit connected between the internal circuit and the one signal pad and transfers a signal from the internal circuit to the one signal pad, and
a space region defined by one corner of said internal circuit section, a first hypothetical line extends from a first side as a boundary of said internal circuit section from the one corner, and a second hypothetical line extends from a second side as a boundary of said internal circuit section from the one corner, said second hypothetical line being orthogonal with said first side at the one corner,
wherein a MOS transistor, having a threshold voltage whose absolute value is higher than that of each of the MOS transistors in said internal circuit section, is formed in said space region.
2. A semiconductor integrated circuit device comprising:
an internal circuit section in which an integrated circuit is formed, the integrated circuit including at least MOS transistors of same conductivity type,
a plurality of terminal pads including signal pads,
a plurality of buffer circuits connected to said signal pads, respectively,
each buffer circuit including at least one of an input buffer circuit and an output buffer circuit, the input buffer circuit connected between the internal circuit and one of the signal pads and transfers a signal from the one signal pad to the internal circuit, and the output buffer circuit connected between the internal circuit and the one signal pad and transfers a signal from the internal circuit to the one signal pad, and
four space regions corresponding to four different corners of the internal circuit section, respectively, each space region defined by one corner of the four, a first hypothetical line extends from a first side as a boundary of said internal circuit section from the one corner, and a second hypothetical line extends from a second side as a boundary of said internal circuit section from the one corner, said second hypothetical line being orthogonal with said first side at the one corner,
wherein a MOS transistor, having a threshold voltage whose absolute value is higher than that of each of the MOS transistors in said internal circuit section, is formed in each space region.
3. The semiconductor integrated circuit device according to claim 1 , wherein the MOS transistor formed at the one space region is a switch which supplies an electrical power to the internal circuit from a power source pad.
4. The semiconductor integrated circuit device according to claim 2 , wherein the MOS transistor formed at each space region is a switch which supplies an electrical power to the internal circuit from a power source pad.
5. A semiconductor integrated circuit device comprising:
an internal circuit section in which an integrated circuit is formed, the integrated circuit including at least MOS transistors of same conductivity type,
a plurality of input/output circuit regions arranged opposite to four sides of said internal circuit section, respectively, each input/output circuit region including a plurality of buffer circuits connected to the signal pads, respectively,
each buffer circuit including at least one of an input buffer circuit and an output buffer circuit, the input buffer circuit connected between the internal circuit and one of the signal pads and transfers a signal from the one signal pad to the internal circuit, and the output buffer circuit connected between the internal circuit and the one signal pad and transfers a signal from the internal circuit to the one signal pad; and
MOS transistors having threshold voltages whose absolute values are higher than that of each of the MOS transistors in said internal circuit section, and arranged between said internal circuit section and said plurality of input/output circuit regions and in a loop surrounding said internal circuit section.
6. The semiconductor integrated circuit device according to claim 5 , wherein the MOS transistor formed in the space region is a switch which supplies an electrical power to the internal circuit from a power source pad.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/632,831 US20040026751A1 (en) | 1997-11-11 | 2003-08-04 | Semiconductor integrated circuit device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9309024A JPH11145397A (en) | 1997-11-11 | 1997-11-11 | Semiconductor integrated circuit device |
JP309024/97 | 1997-11-11 | ||
US09/034,257 US6653693B1 (en) | 1997-11-11 | 1998-03-04 | Semiconductor integrated circuit device |
US10/632,831 US20040026751A1 (en) | 1997-11-11 | 2003-08-04 | Semiconductor integrated circuit device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/034,257 Division US6653693B1 (en) | 1997-11-11 | 1998-03-04 | Semiconductor integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040026751A1 true US20040026751A1 (en) | 2004-02-12 |
Family
ID=17987967
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/034,257 Expired - Fee Related US6653693B1 (en) | 1997-11-11 | 1998-03-04 | Semiconductor integrated circuit device |
US10/632,831 Abandoned US20040026751A1 (en) | 1997-11-11 | 2003-08-04 | Semiconductor integrated circuit device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/034,257 Expired - Fee Related US6653693B1 (en) | 1997-11-11 | 1998-03-04 | Semiconductor integrated circuit device |
Country Status (4)
Country | Link |
---|---|
US (2) | US6653693B1 (en) |
JP (1) | JPH11145397A (en) |
KR (1) | KR100324864B1 (en) |
TW (1) | TW379448B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050276132A1 (en) * | 2004-05-27 | 2005-12-15 | Severson Matthew L | Headswitch and footswitch circuitry for power management |
US20080290469A1 (en) * | 2007-05-25 | 2008-11-27 | Grivna Gordon M | Edge Seal For a Semiconductor Device and Method Therefor |
US20090001814A1 (en) * | 2007-06-27 | 2009-01-01 | Vijay Subramaniam | Power gating for multimedia processing power management |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3847147B2 (en) * | 2001-11-22 | 2006-11-15 | 富士通株式会社 | Multi-threshold voltage MIS integrated circuit device and circuit design method thereof |
JP3090132U (en) * | 2002-05-21 | 2002-11-29 | 船井電機株式会社 | MOS transistor and switching power supply |
JP2007535161A (en) * | 2004-04-27 | 2007-11-29 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Integrated circuit layout for virtual power supply |
KR100835436B1 (en) * | 2006-12-18 | 2008-06-04 | 동부일렉트로닉스 주식회사 | Method for effectively arranging switch on ic lay out by use of mtcmos |
JP5921996B2 (en) * | 2012-09-12 | 2016-05-24 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4825273A (en) * | 1986-05-23 | 1989-04-25 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device |
US5202592A (en) * | 1989-12-08 | 1993-04-13 | Kawasaki Steel Corporation | Programmable logic device |
US5291445A (en) * | 1989-09-29 | 1994-03-01 | Hitachi, Ltd. | Semiconductor integrated circuit device |
US5604417A (en) * | 1991-12-19 | 1997-02-18 | Hitachi, Ltd. | Semiconductor integrated circuit device |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5469949A (en) * | 1977-11-15 | 1979-06-05 | Nec Corp | Mos integrated circuit device |
JPS59169225A (en) * | 1983-03-16 | 1984-09-25 | Nec Corp | Integrated circuit |
EP0200230B1 (en) * | 1985-05-02 | 1991-09-04 | Nec Corporation | Logic integrated circuit device formed on compound semiconductor substrate |
US5191224A (en) * | 1987-04-22 | 1993-03-02 | Hitachi, Ltd. | Wafer scale of full wafer memory system, packaging method thereof, and wafer processing method employed therein |
US4855620A (en) * | 1987-11-18 | 1989-08-08 | Texas Instruments Incorporated | Output buffer with improved ESD protection |
JPH02203620A (en) * | 1989-02-02 | 1990-08-13 | Seiko Instr Inc | Semiconductor integrated circuit device |
JPH07114359B2 (en) * | 1989-07-28 | 1995-12-06 | 株式会社東芝 | Semiconductor integrated circuit |
KR100199258B1 (en) * | 1990-02-09 | 1999-06-15 | 가나이 쓰도무 | Semiconductor integrated circuit device |
JP2662826B2 (en) * | 1990-06-26 | 1997-10-15 | 三菱電機株式会社 | Semiconductor integrated circuit device |
JPH04170063A (en) * | 1990-11-02 | 1992-06-17 | Nec Ic Microcomput Syst Ltd | Semiconductor integrated circuit |
JPH04254777A (en) * | 1991-02-06 | 1992-09-10 | Nec Ic Microcomput Syst Ltd | Semiconductor integrated circuit |
EP0560985A1 (en) * | 1991-10-01 | 1993-09-22 | Hitachi, Ltd. | Semiconductor integrated circuit device and manufacture thereof |
JP2631335B2 (en) | 1991-11-26 | 1997-07-16 | 日本電信電話株式会社 | Logic circuit |
JP3125081B2 (en) | 1994-01-19 | 2001-01-15 | 日本電信電話株式会社 | Logic circuit |
JPH0818021A (en) | 1994-07-04 | 1996-01-19 | Nippon Telegr & Teleph Corp <Ntt> | Gate array type integrated circuit |
JP2655096B2 (en) * | 1994-09-29 | 1997-09-17 | 日本電気株式会社 | Output buffer circuit |
US6084433A (en) * | 1998-04-03 | 2000-07-04 | Adaptec, Inc. | Integrated circuit SCSI input receiver having precision high speed input buffer with hysteresis |
US6181542B1 (en) * | 1998-12-21 | 2001-01-30 | Taiwan Semiconductor Manufacturing Company | Method of making a stack-polysilicon capacitor-coupled dual power supply input/output protection circuit |
-
1997
- 1997-11-11 JP JP9309024A patent/JPH11145397A/en active Pending
-
1998
- 1998-02-11 TW TW087101879A patent/TW379448B/en not_active IP Right Cessation
- 1998-03-04 US US09/034,257 patent/US6653693B1/en not_active Expired - Fee Related
- 1998-04-23 KR KR1019980014514A patent/KR100324864B1/en not_active IP Right Cessation
-
2003
- 2003-08-04 US US10/632,831 patent/US20040026751A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4825273A (en) * | 1986-05-23 | 1989-04-25 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device |
US5291445A (en) * | 1989-09-29 | 1994-03-01 | Hitachi, Ltd. | Semiconductor integrated circuit device |
US5384738A (en) * | 1989-09-29 | 1995-01-24 | Hitachi, Ltd. | Semiconductor integrated circuit device |
US5202592A (en) * | 1989-12-08 | 1993-04-13 | Kawasaki Steel Corporation | Programmable logic device |
US5604417A (en) * | 1991-12-19 | 1997-02-18 | Hitachi, Ltd. | Semiconductor integrated circuit device |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050276132A1 (en) * | 2004-05-27 | 2005-12-15 | Severson Matthew L | Headswitch and footswitch circuitry for power management |
WO2005119914A1 (en) * | 2004-05-27 | 2005-12-15 | Qualcomm Incorporated | Headswitch and footswitch circuitry for power management |
US7279926B2 (en) * | 2004-05-27 | 2007-10-09 | Qualcomm Incoporated | Headswitch and footswitch circuitry for power management |
US20080290469A1 (en) * | 2007-05-25 | 2008-11-27 | Grivna Gordon M | Edge Seal For a Semiconductor Device and Method Therefor |
US20090267204A1 (en) * | 2007-05-25 | 2009-10-29 | Grivna Gordon M | Edge seal for a semiconductor device and method therefor |
US20090269912A1 (en) * | 2007-05-25 | 2009-10-29 | Grivna Gordon M | Edge seal for a semiconductor device and method therefor |
US8049309B2 (en) | 2007-05-25 | 2011-11-01 | Semiconductor Conponents Industries, Llc | Edge seal for a semiconductor device |
US8304326B2 (en) | 2007-05-25 | 2012-11-06 | Semiconductor Components Industries, Llc | Edge seal for a semiconductor device and method therefor |
US20090001814A1 (en) * | 2007-06-27 | 2009-01-01 | Vijay Subramaniam | Power gating for multimedia processing power management |
US7868479B2 (en) | 2007-06-27 | 2011-01-11 | Qualcomm Incorporated | Power gating for multimedia processing power management |
Also Published As
Publication number | Publication date |
---|---|
US6653693B1 (en) | 2003-11-25 |
KR100324864B1 (en) | 2002-04-17 |
KR19990044720A (en) | 1999-06-25 |
TW379448B (en) | 2000-01-11 |
JPH11145397A (en) | 1999-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE48694E1 (en) | Semiconductor integrated circuit | |
Mizuno et al. | An 18-/spl mu/A standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode | |
US6191615B1 (en) | Logic circuit having reduced power consumption | |
US20020000872A1 (en) | Method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode | |
US7443224B2 (en) | Multi-threshold MIS integrated circuit device and circuit design method thereof | |
US8063691B2 (en) | Semiconductor integrated circuit device | |
US7863971B1 (en) | Configurable power controller | |
US20030117168A1 (en) | Semiconductor integrated circuit having a gate array structure | |
US6741098B2 (en) | High speed semiconductor circuit having low power consumption | |
US6518826B2 (en) | Method and apparatus for dynamic leakage control | |
US6653693B1 (en) | Semiconductor integrated circuit device | |
KR100735756B1 (en) | Semiconductor integrated circuit | |
KR100945418B1 (en) | MuGFET Power Switch | |
US20040008075A1 (en) | Semiconductor integrated circuit with stabilizing capacity | |
US7212065B2 (en) | Semiconductor integrated circuit device capable of restraining variations in the power supply potential | |
US20080087920A1 (en) | Semiconductor integrated circuit with leakage current suppressed | |
JPH10242397A (en) | Cmos integrated circuit device and testing method | |
JPH1051296A (en) | Logic circuit | |
JP3895994B2 (en) | Semiconductor integrated circuit | |
JP2000174139A (en) | Semiconductor integrated circuit device | |
JPH0575025A (en) | Semiconductor integrated circuit device | |
JPH0683052B2 (en) | 3-state circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENESAS TECHNOLOGY CORP., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITSUBISHI DENKI KABUSHIKI KAISHA;REEL/FRAME:015451/0886 Effective date: 20030908 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |