US20030205800A1 - Chip on board package for optical mice and lens cover for the same - Google Patents
Chip on board package for optical mice and lens cover for the same Download PDFInfo
- Publication number
- US20030205800A1 US20030205800A1 US10/198,982 US19898202A US2003205800A1 US 20030205800 A1 US20030205800 A1 US 20030205800A1 US 19898202 A US19898202 A US 19898202A US 2003205800 A1 US2003205800 A1 US 2003205800A1
- Authority
- US
- United States
- Prior art keywords
- board
- lens cover
- semiconductor chip
- lens
- electrode pins
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/0304—Detection arrangements using opto-electronic means
- G06F3/0317—Detection arrangements using opto-electronic means in co-operation with a patterned surface, e.g. absolute position or relative movement detection for an optical mouse or pen positioned with respect to a coded surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Definitions
- the present invention relates generally to a chip on board package for optical mice and lens cover for the same, and more particularly to a chip on board package for optical mice and lens cover for the same, in which a semiconductor chip of a package for optical mice is connected to circuit patterns on a board, and the circuit patterns are connected to a plurality of pins functioning as lead frames.
- FIG. 1 Generally, in semiconductor packages used for optical mice, a construction using lead frames is popularly used, which is depicted in FIG. 1.
- a semiconductor chip 102 is attached to a die paddle 101 .
- the die paddle 101 is electrically connected to lead frames 105 using fine gold wires 103 .
- the fine gold wires 103 are bonding wires.
- the die paddle 101 and some portion of each lead frame 105 are molded by epoxy molding compound 106 , thus allowing their positions to be fixed. Then, a cavity 108 in which both the semiconductor chip 102 and the fine gold wires 103 are accommodated is enclosed with a cover 107 .
- the lead frames 105 are adjusted to be mounted to a set (not shown) so as to form external terminals.
- a set not shown
- via holes are formed in the set, and then leads are inserted into the via holes and soldered.
- FIG. 2 shows a conventional COB package.
- a semiconductor chip 202 is mounted on a board 201 , and circuit patterns 204 are formed around the semiconductor chip 202 on the board 201 .
- the circuit patterns 204 are extended to the bottom of the board 201 via the side surfaces of the board 201 , thus enabling terminals 205 to be formed.
- Circuit patterns 204 are electrically connected to terminals of the semiconductor chip 202 by fine gold wires 203 .
- the semiconductor chip 202 and the fine gold wires 203 are molded using epoxy resin.
- the terminals 205 formed beneath the board 201 are directly attached to the set through a soldering process, etc. Since the COB package does not use lead frames, it does not require high initial investment cost, it can cope with variations in products, and can decrease development time of new products.
- an object of the present invention is to provide a semiconductor chip on board package for optical mice and lens cover for the same, which can simplify and facilitate a manufacturing process of a chip on board package, reduce initial investment cost thereof, reduce a development time thereof, and can easily cope with variations in products, by using a lens cover integrated with electrode pins.
- Another object of the present invention is to provide a semiconductor chip on board package for optical mice and lens cover for the same, which can be used as a lead frame package when a semiconductor package is mounted on a set, and can have more terminals than those of a conventional chip on board package.
- a further object of the present invention is to provide a semiconductor chip on board package for optical mice and lens cover for the same, in which central axes of both a lens and a semiconductor chip can easily correspond to each other when a board and a lens cover are assembled, and the lens cover has opened sides so as to combine several not-cut boards with lens covers, thus improving productivity of a semiconductor chip on board package.
- the present invention provides a semiconductor chip on board package for optical mice, comprising a board having top and bottom surfaces, and a pair of via holes formed along opposite side surfaces of the board to pass through the top and bottom surfaces; a semiconductor chip attached to a center portion on the top surface of the board and provided with a plurality of electrode terminals formed therein; at least one circuit pattern formed on the top surface of the board to be extended from the position to which the semiconductor chip of the board is attached, to positions in which the via holes are formed; at least one bonding wire for electrically connecting the electrode terminals of the semiconductor chip with the circuit pattern; and a lens cover for enclosing the top surface of the board, the lens cover having a lens disposed on the same axis as that of the semiconductor chip, a pair of electrode pins formed at positions of the lens cover corresponding to the positions of the pair of via holes in the board to be integrated with the lens cover, and an opening formed in a center portion within the lens cover for accommodating the semiconductor chip therein, where
- the present invention provides a semiconductor chip on board package for optical mice, comprising a board having top and bottom surfaces, and a plurality of via holes formed along opposite longer side surfaces of the board to pass through the top and bottom surfaces; a semiconductor chip arranged between the opposite via holes on the top surface of the board and provided with a plurality of electrode terminals formed therein; at least one circuit pattern formed on the top surface of the board to be extended from the position to which the semiconductor chip of the board is attached, to positions in which the via holes are formed; at least one bonding wire for electrically connecting the electrode terminals of the semiconductor chip with the circuit pattern; and a lens cover for enclosing the top surface of the board, the lens cover having a lens disposed on the same axis as that of the semiconductor chip, a plurality of electrode pins formed at positions of the lens cover corresponding to the positions of the via holes in the board to be integrated with the lens cover, and an opening formed in a center portion within the lens cover so as to prevent interference with the semiconductor chip, wherein one
- the present invention provides a lens cover used for a chip on board package for optical mice, the lens cover enclosing a board, in which a semiconductor chip having a plurality of electrode terminals formed therein is attached to a top surface of the board, a plurality of via holes are formed along opposite longer side surfaces of the board to pass through the top and bottom surfaces, at least one circuit pattern is formed on the top surface of the board to be extended from the position to which the semiconductor chip is attached, to positions in which the via holes are formed, and the electrode terminals of the semiconductor chip are electrically connected to the circuit pattern by wire bonding, wherein the lens cover encloses the top surface of the board and has a lens disposed on the same axis as that of the semiconductor chip, a plurality of electrode pins formed at positions of the lens cover corresponding to the positions of the via holes in the board to be integrated with the lens cover, and an opening formed in a center portion within the lens cover so as to prevent interference with the semiconductor chip, and one end of each of the electrode pin
- FIG. 1 is a sectional view of a conventional optical mouse package using lead frames
- FIG. 2 is a sectional view of a typical semiconductor chip on board package
- FIGS. 3A to 3 C are views showing the construction and assembly sequence of parts of a chip on board package for optical mice according to a preferred embodiment of the present invention
- FIG. 4 is a perspective view of another chip on board package for optical mice according to another preferred embodiment of the present invention.
- FIGS. 5A to 5 C are views showing the construction and assembly sequence of parts of the chip on board package of FIG. 4;
- FIG. 6 is a perspective view of a further chip on board package for optical mice according to a further preferred embodiment of the present invention.
- FIGS. 3A to 3 C are views showing the construction and assembly sequence of parts of a chip on board package for optical mice according to a preferred embodiment of the present invention.
- FIG. 3A shows a lens cover 1 according to a preferred embodiment of the present invention.
- Electrode pins 2 functioning as lead frames are formed to be integrated with the lens cover 1 such that the electrode pins 2 are positioned along opposite side surfaces of the lens cover 1 .
- the pins 2 are protruded from the lens cover 1 upwardly and downwardly by a predetermined length.
- a lens 11 for receiving light is disposed at a center portion of the lens cover 1 .
- a protrusion 12 being more protruded than other portions of the lens cover 1 is formed at the portion to which the lens 11 is disposed.
- an opening 13 to accommodate a semiconductor chip mounted on a board as described later is formed in a center portion within the lens cover 1 .
- FIG. 3B shows a board 7 combined with the lens cover 1 .
- the board 7 has top and bottom surfaces, wherein a semiconductor chip 5 is mounted on the center portion of the top surface of the board 7 .
- the semiconductor chip 5 has a plurality of electrode terminals formed therein.
- via holes 6 are formed to allow the electrode pins 2 of the lens cover 1 to be inserted into the holes 6 .
- the via holes 6 are positioned along an arbitrary side surface of the board 7 and its opposite side surface, and formed to pass through the top and bottom surfaces of the board 7 .
- circuit patterns 3 are formed to be extended from the position of the semiconductor chip 5 to the via holes 6 .
- the semiconductor chip 5 is electrically connected to the circuit patterns 3 by fine gold wires, that is, bonding wires 4 . Therefore, the semiconductor chip 5 forms electrical connections with the circuit patterns 3 on the top surface of the board 7 as in a conventional COB package.
- the board 7 and the lens cover 1 formed by the above process are combined with each other as shown in FIG. 3C.
- the lens cover 1 is formed to cover the top surface of the board 7 .
- the lens 11 is disposed on the same axis as that of the semiconductor chip 5 , thus enabling inputted light to reach the semiconductor chip 5 through the lens 11 . Therefore, the electrode pins 2 and the via holes 6 must be adjusted in their formation positions such that the lens 11 and the semiconductor chip 5 are disposed on the same axis.
- the lens cover 1 encloses the top surface of the board 7 while being in contact with top surface of the board 7 .
- the lens cover 1 and the board 7 are adhered to each other using an adhesive applied at their contact portions.
- the electrode pins 2 pass through the via holes 6 to be protruded downwardly.
- the electrode pins 2 are bonded to the via holes 6 with solder 8 , and are electrically connected to the circuit patterns 3 on the top surface of the board 7 .
- the electrode pins 2 function as lead frames of the combined semiconductor chip package for optical mice. Further, the semiconductor chip 6 within the package is mounted on the board 7 according to a typical chip on board method.
- the via holes 6 formed on the board 7 are disposed along opposite side surfaces of the board 7 .
- the pins 2 and the lens cover 1 are integrated into one body through injection molding.
- the injection molding is compared with molding of a typical lead frame package.
- the lens cover 1 of the present invention uses straight pins, and the structure of the pins is simple, so the molding can be easily performed, and complicated molding is not required.
- one end of each of the electrode pins 2 passes through each via hole 6 of the board 7 and protrudes downwardly from the bottom surface of the board 7 , while the other end thereof is protruded upwardly from the top surface of the board 7 to be higher than the protrusion 12 formed on the center portion of the lens cover 1 . Therefore, the arrangement of input/output (I/O) terminals of the semiconductor chip package and leads can be freely designed. Further, the chip on board package of this invention can be applied to various products.
- FIG. 4 is a perspective view of another semiconductor chip on board package for optical mice according to another preferred embodiment of the present invention.
- a plurality of pins 22 are arranged along opposite longer side surfaces of a lens cover 21 in a longitudinal direction of the lens cover 21 .
- FIGS. 5A to 5 C are views showing the construction and assembly sequence of parts of the chip on board package of FIG. 4.
- a protrusion 32 to which a lens 31 is attached is formed on the lens cover 21 as in the above embodiment of the present invention.
- the embodiment of FIG. 4 is different from the above embodiment of FIGS. 3A to 3 C in that the protrusion 32 is formed in not the center portion of the cover 21 , but a portion offset from the center.
- the lens cover 21 is formed to be integrated with a plurality of electrode pins 22 .
- a plurality of electrode pins 22 are arranged along opposite side surfaces in a longitudinal direction of the lens cover 21 at regular intervals.
- the pins 22 are protruded from the cover 21 upwardly and downwardly by a predetermined height, and preferably protruded to be higher than the protrusion 32 . Further, the pins 22 are protruded downwardly while passing through via holes of a board described later. An opening 33 to accommodate a semiconductor chip mounted on the board described later is formed in a center portion within the lens cover 21 .
- FIG. 5B shows a board 27 combined with the lens cover 21 .
- the board 27 has top and bottom surfaces, wherein a semiconductor chip 25 is mounted at a portion offset from a center on the top surface of the board 27 .
- the semiconductor chip 25 has a plurality of electrode terminals formed therein.
- a plurality of via holes 26 into which the electrode pins 22 of the lens cover 21 are inserted, are formed.
- the via holes 26 are oppositely arranged in the longitudinal direction of the board 27 , positioned along opposite longitudinal side surfaces, and formed to pass through the top and bottom surfaces of the board 27 .
- the semiconductor chips 5 and 25 respectively mounted on the boards 7 and 27 of FIG. 3B and FIG.
- a wall (not shown) with a predetermined height is formed around a position, on which each semiconductor chip is mounted, with resin. Then, the wall is filled with transparent resin, thus enabling each semiconductor chip and wires to be protected by the transparent resin. Therefore, the wall serves to contain the transparent resin so as to allow the transparent resin to cover only the semiconductor chip and wires.
- circuit patterns 23 are formed on the top surface of the board 27 to be extended from the position of the semiconductor chip 25 to the via holes 26 .
- the semiconductor chip 25 is electrically connected to the circuit patterns 23 by fine gold wires, that is, bonding wires 24 .
- the board 27 and the lens cover 21 formed by the above process are combined with each other as shown in FIG. 5C.
- the lens cover 21 encloses the top surface and each side surface of the board 27 .
- the lens 31 is disposed on the same axis as that of the semiconductor chip 25 , thus enabling inputted light to reach the semiconductor chip 25 through the lens 31 .
- a fixing hole 36 and a fixing protrusion 37 are formed in the board 27 and the lens cover 21 , respectively.
- the fixing protrusion 35 is formed to be protruded from the cover 21 downwardly, while being spaced apart from the center of the protrusion 32 in the lens cover 21 by a predetermined spaced distance 37 .
- the fixing protrusion 35 is cylindrically formed.
- the fixing hole 36 corresponding to the fixing protrusion 35 of the lens cover 21 is formed in the board 27 so as to allow the fixing protrusion 35 to be inserted into the fixing hole 36 . Therefore, a centering process between the lens and the semiconductor chip is simplified by inserting the fixing protrusion 35 into the fixing hole 36 , thereby simplifying an entire manufacturing process of the semiconductor chip on board package.
- the lens cover 21 encloses the board 27 while being in contact with the top surface and each side surface of the board 27 .
- the lens cover 21 and the board 27 are adhered to each other using an adhesive applied at their contact portions.
- the electrode pins 22 pass through the via holes 26 to be protruded downwardly.
- the electrode pins 22 are bonded to the via holes 26 with solder, and are electrically connected to the circuit patterns 23 on the top surface of the board 27 , the same as the embodiment of FIGS. 3A to 3 C.
- the holes 26 formed on the board 27 are oppositely arranged in a longitudinal direction of the board 27 , formed along opposite longer side surfaces of the board 27 and arranged at regular intervals.
- the pins 22 and the lens cover 21 are integrated into one body through injection molding.
- the number of pins 22 arranged in the cover 21 is the same as that of the via holes 26 .
- the chip on board package of the present invention is advantageous in that it can easily increase the number of terminals due to enlargement of functions of a mouse.
- FIG. 6 shows a modified embodiment of the lens cover of FIG. 5A.
- two shorter sides of all sides of a lens cover 41 are opened. Therefore, the lens cover 41 is combined with a board 27 , while being in contact with only the top surface and two longer side surfaces of the board 27 . Accordingly, even if there is an error in the size of the board 27 , or there is variation in length of the board 27 in a manufacturing process, a phenomenon that the lens cover 41 is not perfectly fitted to the board 27 can be prevented. Further, it is possible to carry out a process for obtaining a package by producing several boards at a time, combining the several not-cut boards with lens covers, and then cutting the boards individually. This process is advantageous in that it can simplify and facilitate a manufacturing process of a chip on board package, compared with a conventional process for first cutting respective boards, and combining respective boards with respective lens covers, thus improving productivity of a semiconductor chip on board package.
- the present invention provides a semiconductor chip on board package for optical mice and lens cover for the same, which can simplify and facilitate a manufacturing process of a chip on board package, can reduce initial investment cost thereof, can reduce a development time thereof, and can cope with variations in products, by using a lens cover integrated with electrode pins, and without using a construction in which a semiconductor chip is directly connected to lead frames.
- the present invention can provide a semiconductor chip on board package for optical mice and lens cover for the same, which can be used as a lead frame package when the chip on board package is mounted on a set, and can have more terminals than those of a conventional semiconductor chip package.
- the present invention is advantageous in that central axes of both a lens and a semiconductor chip can easily correspond to each other when a board and a lens cover are assembled, and the lens cover has opened sides so as to combine several not-cut boards with lens covers, thus improving productivity of a semiconductor chip on board package.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Light Receiving Elements (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to a chip on board package for optical mice and lens cover for the same, and more particularly to a chip on board package for optical mice and lens cover for the same, in which a semiconductor chip of a package for optical mice is connected to circuit patterns on a board, and the circuit patterns are connected to a plurality of pins functioning as lead frames.
- 2. Description of the Prior Art
- Generally, in semiconductor packages used for optical mice, a construction using lead frames is popularly used, which is depicted in FIG. 1. Referring to FIG. 1, a
semiconductor chip 102 is attached to adie paddle 101. The diepaddle 101 is electrically connected tolead frames 105 usingfine gold wires 103. In this case, thefine gold wires 103 are bonding wires. Thedie paddle 101 and some portion of eachlead frame 105 are molded byepoxy molding compound 106, thus allowing their positions to be fixed. Then, acavity 108 in which both thesemiconductor chip 102 and thefine gold wires 103 are accommodated is enclosed with acover 107. As described above, after thecavity 108 is enclosed, thelead frames 105 are adjusted to be mounted to a set (not shown) so as to form external terminals. In order to mount such a semiconductor package using lead frames to the set, via holes are formed in the set, and then leads are inserted into the via holes and soldered. - However, the package using lead frames is problematic in that it requires high initial investment cost so as to develop and produce lead frames, and molds must be managed continuously. Further, if lead frames in use must be changed, the same investment cost as that for previously used lead frames is inevitably required, thus preventing new products from being developed.
- In order to overcome such problems, there is proposed a chip on board (COB) package not using lead frames as a typical semiconductor chip package. Such a COB semiconductor chip package is popularly used for supplementing disadvantages of the semiconductor chip package using lead frames. FIG. 2 shows a conventional COB package. Referring to FIG. 2, a
semiconductor chip 202 is mounted on aboard 201, andcircuit patterns 204 are formed around thesemiconductor chip 202 on theboard 201. Thecircuit patterns 204 are extended to the bottom of theboard 201 via the side surfaces of theboard 201, thus enablingterminals 205 to be formed.Circuit patterns 204 are electrically connected to terminals of thesemiconductor chip 202 byfine gold wires 203. In order to protect thesemiconductor chip 202 and thefine gold wires 203, they are molded using epoxy resin. When the COB package is mounted on a set, theterminals 205 formed beneath theboard 201 are directly attached to the set through a soldering process, etc. Since the COB package does not use lead frames, it does not require high initial investment cost, it can cope with variations in products, and can decrease development time of new products. - However, there is difficulty in using the COB package as a semiconductor chip package for optical mice. That is, in order to allow light recognized by an optical mouse to reach a semiconductor chip through a lens, focus must be controlled by adjusting the height of the lens when the semiconductor chip is mounted on a set. However, if the conventional COB package is used, a board is directly mounted on the set, so the height of the package cannot be adjusted.
- Further, as a mouse is used for various purposes, there are required mouse devices having various and complicated functions, compared with a conventional mouse. For this reason, the number of terminals of a semiconductor chip package is increasing compared with a conventional semiconductor chip package. Therefore, there is needed a new package product in which more terminals than those of a conventional package product can be formed.
- Consequently, there is required a package for optical mice, which can be used as a lead frame package if necessary, having not only advantages of the COB package that initial investment cost is low, a development time of a product is short and application to development of various products is possible, but also advantages of the lead frame package that the focus of light can be controlled through a lens if the lead frame package is used for optical mice and additional terminals can be easily formed.
- Accordingly, the present invention has been made keeping in mind the above problems occurring in the prior art, and an object of the present invention is to provide a semiconductor chip on board package for optical mice and lens cover for the same, which can simplify and facilitate a manufacturing process of a chip on board package, reduce initial investment cost thereof, reduce a development time thereof, and can easily cope with variations in products, by using a lens cover integrated with electrode pins.
- Another object of the present invention is to provide a semiconductor chip on board package for optical mice and lens cover for the same, which can be used as a lead frame package when a semiconductor package is mounted on a set, and can have more terminals than those of a conventional chip on board package.
- A further object of the present invention is to provide a semiconductor chip on board package for optical mice and lens cover for the same, in which central axes of both a lens and a semiconductor chip can easily correspond to each other when a board and a lens cover are assembled, and the lens cover has opened sides so as to combine several not-cut boards with lens covers, thus improving productivity of a semiconductor chip on board package.
- In order to accomplish the above object, the present invention provides a semiconductor chip on board package for optical mice, comprising a board having top and bottom surfaces, and a pair of via holes formed along opposite side surfaces of the board to pass through the top and bottom surfaces; a semiconductor chip attached to a center portion on the top surface of the board and provided with a plurality of electrode terminals formed therein; at least one circuit pattern formed on the top surface of the board to be extended from the position to which the semiconductor chip of the board is attached, to positions in which the via holes are formed; at least one bonding wire for electrically connecting the electrode terminals of the semiconductor chip with the circuit pattern; and a lens cover for enclosing the top surface of the board, the lens cover having a lens disposed on the same axis as that of the semiconductor chip, a pair of electrode pins formed at positions of the lens cover corresponding to the positions of the pair of via holes in the board to be integrated with the lens cover, and an opening formed in a center portion within the lens cover for accommodating the semiconductor chip therein, wherein one end of each of the electrode pins of the lens cover is protruded downwardly from the bottom surface of the board through each via hole when the lens cover is combined with the board, and the electrode pins are bonded to the via holes of the board with solder, thus enabling the electrode pins to be electrically connected to the circuit pattern of the board.
- Further, the present invention provides a semiconductor chip on board package for optical mice, comprising a board having top and bottom surfaces, and a plurality of via holes formed along opposite longer side surfaces of the board to pass through the top and bottom surfaces; a semiconductor chip arranged between the opposite via holes on the top surface of the board and provided with a plurality of electrode terminals formed therein; at least one circuit pattern formed on the top surface of the board to be extended from the position to which the semiconductor chip of the board is attached, to positions in which the via holes are formed; at least one bonding wire for electrically connecting the electrode terminals of the semiconductor chip with the circuit pattern; and a lens cover for enclosing the top surface of the board, the lens cover having a lens disposed on the same axis as that of the semiconductor chip, a plurality of electrode pins formed at positions of the lens cover corresponding to the positions of the via holes in the board to be integrated with the lens cover, and an opening formed in a center portion within the lens cover so as to prevent interference with the semiconductor chip, wherein one end of each of the electrode pins of the lens cover is protruded downwardly from the bottom surface of the board through each via hole when the lens cover is combined with the board, and the electrode pins are bonded to the via holes of the board with solder, thus enabling the electrode pins to be electrically connected to the circuit pattern of the board.
- Further, the present invention provides a lens cover used for a chip on board package for optical mice, the lens cover enclosing a board, in which a semiconductor chip having a plurality of electrode terminals formed therein is attached to a top surface of the board, a plurality of via holes are formed along opposite longer side surfaces of the board to pass through the top and bottom surfaces, at least one circuit pattern is formed on the top surface of the board to be extended from the position to which the semiconductor chip is attached, to positions in which the via holes are formed, and the electrode terminals of the semiconductor chip are electrically connected to the circuit pattern by wire bonding, wherein the lens cover encloses the top surface of the board and has a lens disposed on the same axis as that of the semiconductor chip, a plurality of electrode pins formed at positions of the lens cover corresponding to the positions of the via holes in the board to be integrated with the lens cover, and an opening formed in a center portion within the lens cover so as to prevent interference with the semiconductor chip, and one end of each of the electrode pins of the lens cover is protruded downwardly from the bottom surface of the board through each via hole when the lens cover is combined with the board, and the electrode pins are bonded to the via holes of the board with solder, thus enabling the electrode pins to be electrically connected to the circuit pattern of the board.
- The above and other objects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
- FIG. 1 is a sectional view of a conventional optical mouse package using lead frames;
- FIG. 2 is a sectional view of a typical semiconductor chip on board package;
- FIGS. 3A to3C are views showing the construction and assembly sequence of parts of a chip on board package for optical mice according to a preferred embodiment of the present invention;
- FIG. 4 is a perspective view of another chip on board package for optical mice according to another preferred embodiment of the present invention;
- FIGS. 5A to5C are views showing the construction and assembly sequence of parts of the chip on board package of FIG. 4; and
- FIG. 6 is a perspective view of a further chip on board package for optical mice according to a further preferred embodiment of the present invention.
- Hereinafter, embodiments of the present invention will be described in detail with reference to the attached drawings.
- FIGS. 3A to3C are views showing the construction and assembly sequence of parts of a chip on board package for optical mice according to a preferred embodiment of the present invention.
- FIG. 3A shows a lens cover1 according to a preferred embodiment of the present invention.
Electrode pins 2 functioning as lead frames are formed to be integrated with the lens cover 1 such that theelectrode pins 2 are positioned along opposite side surfaces of the lens cover 1. In this case, thepins 2 are protruded from the lens cover 1 upwardly and downwardly by a predetermined length. Further, alens 11 for receiving light is disposed at a center portion of the lens cover 1. Aprotrusion 12 being more protruded than other portions of the lens cover 1 is formed at the portion to which thelens 11 is disposed. Further, anopening 13 to accommodate a semiconductor chip mounted on a board as described later is formed in a center portion within the lens cover 1. - FIG. 3B shows a
board 7 combined with the lens cover 1. Theboard 7 has top and bottom surfaces, wherein asemiconductor chip 5 is mounted on the center portion of the top surface of theboard 7. Thesemiconductor chip 5 has a plurality of electrode terminals formed therein. In theboard 7, via holes 6 are formed to allow theelectrode pins 2 of the lens cover 1 to be inserted into the holes 6. In the preferred embodiment, the via holes 6 are positioned along an arbitrary side surface of theboard 7 and its opposite side surface, and formed to pass through the top and bottom surfaces of theboard 7. - Further, on the top surface of the
board 7,circuit patterns 3 are formed to be extended from the position of thesemiconductor chip 5 to the via holes 6. Thesemiconductor chip 5 is electrically connected to thecircuit patterns 3 by fine gold wires, that is,bonding wires 4. Therefore, thesemiconductor chip 5 forms electrical connections with thecircuit patterns 3 on the top surface of theboard 7 as in a conventional COB package. - The
board 7 and the lens cover 1 formed by the above process are combined with each other as shown in FIG. 3C. The lens cover 1 is formed to cover the top surface of theboard 7. Thelens 11 is disposed on the same axis as that of thesemiconductor chip 5, thus enabling inputted light to reach thesemiconductor chip 5 through thelens 11. Therefore, the electrode pins 2 and the via holes 6 must be adjusted in their formation positions such that thelens 11 and thesemiconductor chip 5 are disposed on the same axis. The lens cover 1 encloses the top surface of theboard 7 while being in contact with top surface of theboard 7. The lens cover 1 and theboard 7 are adhered to each other using an adhesive applied at their contact portions. Simultaneously, the electrode pins 2 pass through the via holes 6 to be protruded downwardly. In this case, the electrode pins 2 are bonded to the via holes 6 withsolder 8, and are electrically connected to thecircuit patterns 3 on the top surface of theboard 7. - Therefore, the electrode pins2 function as lead frames of the combined semiconductor chip package for optical mice. Further, the semiconductor chip 6 within the package is mounted on the
board 7 according to a typical chip on board method. - In the above embodiment, the via holes6 formed on the
board 7 are disposed along opposite side surfaces of theboard 7. Thepins 2 and the lens cover 1 are integrated into one body through injection molding. The injection molding is compared with molding of a typical lead frame package. The lens cover 1 of the present invention uses straight pins, and the structure of the pins is simple, so the molding can be easily performed, and complicated molding is not required. Further, one end of each of the electrode pins 2 passes through each via hole 6 of theboard 7 and protrudes downwardly from the bottom surface of theboard 7, while the other end thereof is protruded upwardly from the top surface of theboard 7 to be higher than theprotrusion 12 formed on the center portion of the lens cover 1. Therefore, the arrangement of input/output (I/O) terminals of the semiconductor chip package and leads can be freely designed. Further, the chip on board package of this invention can be applied to various products. - FIG. 4 is a perspective view of another semiconductor chip on board package for optical mice according to another preferred embodiment of the present invention. In this embodiment, a plurality of
pins 22 are arranged along opposite longer side surfaces of alens cover 21 in a longitudinal direction of thelens cover 21. FIGS. 5A to 5C are views showing the construction and assembly sequence of parts of the chip on board package of FIG. 4. - Referring to FIG. 4 and FIG. 5A, a
protrusion 32 to which alens 31 is attached is formed on thelens cover 21 as in the above embodiment of the present invention. However, the embodiment of FIG. 4 is different from the above embodiment of FIGS. 3A to 3C in that theprotrusion 32 is formed in not the center portion of thecover 21, but a portion offset from the center. Thelens cover 21 is formed to be integrated with a plurality of electrode pins 22. A plurality of electrode pins 22 are arranged along opposite side surfaces in a longitudinal direction of thelens cover 21 at regular intervals. Thepins 22 are protruded from thecover 21 upwardly and downwardly by a predetermined height, and preferably protruded to be higher than theprotrusion 32. Further, thepins 22 are protruded downwardly while passing through via holes of a board described later. Anopening 33 to accommodate a semiconductor chip mounted on the board described later is formed in a center portion within thelens cover 21. - FIG. 5B shows a
board 27 combined with thelens cover 21. Theboard 27 has top and bottom surfaces, wherein asemiconductor chip 25 is mounted at a portion offset from a center on the top surface of theboard 27. Thesemiconductor chip 25 has a plurality of electrode terminals formed therein. In theboard 27, a plurality of viaholes 26, into which the electrode pins 22 of thelens cover 21 are inserted, are formed. In this preferred embodiment, the via holes 26 are oppositely arranged in the longitudinal direction of theboard 27, positioned along opposite longitudinal side surfaces, and formed to pass through the top and bottom surfaces of theboard 27. Preferably, in order to protect thesemiconductor chips boards wires - Further,
circuit patterns 23 are formed on the top surface of theboard 27 to be extended from the position of thesemiconductor chip 25 to the via holes 26. Thesemiconductor chip 25 is electrically connected to thecircuit patterns 23 by fine gold wires, that is,bonding wires 24. - The
board 27 and thelens cover 21 formed by the above process are combined with each other as shown in FIG. 5C. Thelens cover 21 encloses the top surface and each side surface of theboard 27. Thelens 31 is disposed on the same axis as that of thesemiconductor chip 25, thus enabling inputted light to reach thesemiconductor chip 25 through thelens 31. As described above, in order to adjust both thelens 31 and thesemiconductor chip 25 such that both are positioned on the same axis, a fixinghole 36 and a fixingprotrusion 37 are formed in theboard 27 and thelens cover 21, respectively. The fixingprotrusion 35 is formed to be protruded from thecover 21 downwardly, while being spaced apart from the center of theprotrusion 32 in thelens cover 21 by a predetermined spaceddistance 37. In this case, the fixingprotrusion 35 is cylindrically formed. Further, the fixinghole 36 corresponding to the fixingprotrusion 35 of thelens cover 21 is formed in theboard 27 so as to allow the fixingprotrusion 35 to be inserted into the fixinghole 36. Therefore, a centering process between the lens and the semiconductor chip is simplified by inserting the fixingprotrusion 35 into the fixinghole 36, thereby simplifying an entire manufacturing process of the semiconductor chip on board package. - The
lens cover 21 encloses theboard 27 while being in contact with the top surface and each side surface of theboard 27. Thelens cover 21 and theboard 27 are adhered to each other using an adhesive applied at their contact portions. Simultaneously, the electrode pins 22 pass through the via holes 26 to be protruded downwardly. In this case, the electrode pins 22 are bonded to the via holes 26 with solder, and are electrically connected to thecircuit patterns 23 on the top surface of theboard 27, the same as the embodiment of FIGS. 3A to 3C. - In the preferred embodiment, the
holes 26 formed on theboard 27 are oppositely arranged in a longitudinal direction of theboard 27, formed along opposite longer side surfaces of theboard 27 and arranged at regular intervals. Thepins 22 and thelens cover 21 are integrated into one body through injection molding. In this case, the number ofpins 22 arranged in thecover 21 is the same as that of the via holes 26. In the construction of this embodiment of the present invention, it is possible to produce a package having more than 24 pins, compared with a conventional package typically having 13 pins. Therefore, the chip on board package of the present invention is advantageous in that it can easily increase the number of terminals due to enlargement of functions of a mouse. - FIG. 6 shows a modified embodiment of the lens cover of FIG. 5A. As shown in FIG. 6, two shorter sides of all sides of a
lens cover 41 are opened. Therefore, thelens cover 41 is combined with aboard 27, while being in contact with only the top surface and two longer side surfaces of theboard 27. Accordingly, even if there is an error in the size of theboard 27, or there is variation in length of theboard 27 in a manufacturing process, a phenomenon that thelens cover 41 is not perfectly fitted to theboard 27 can be prevented. Further, it is possible to carry out a process for obtaining a package by producing several boards at a time, combining the several not-cut boards with lens covers, and then cutting the boards individually. This process is advantageous in that it can simplify and facilitate a manufacturing process of a chip on board package, compared with a conventional process for first cutting respective boards, and combining respective boards with respective lens covers, thus improving productivity of a semiconductor chip on board package. - As described above, the present invention provides a semiconductor chip on board package for optical mice and lens cover for the same, which can simplify and facilitate a manufacturing process of a chip on board package, can reduce initial investment cost thereof, can reduce a development time thereof, and can cope with variations in products, by using a lens cover integrated with electrode pins, and without using a construction in which a semiconductor chip is directly connected to lead frames.
- Further, the present invention can provide a semiconductor chip on board package for optical mice and lens cover for the same, which can be used as a lead frame package when the chip on board package is mounted on a set, and can have more terminals than those of a conventional semiconductor chip package.
- Moreover, the present invention is advantageous in that central axes of both a lens and a semiconductor chip can easily correspond to each other when a board and a lens cover are assembled, and the lens cover has opened sides so as to combine several not-cut boards with lens covers, thus improving productivity of a semiconductor chip on board package.
- Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (16)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2002-0024663A KR100457380B1 (en) | 2002-05-06 | 2002-05-06 | Chip on board package for optical mouse and a lense cover used therefor |
KR2002-24663 | 2002-05-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030205800A1 true US20030205800A1 (en) | 2003-11-06 |
US6653724B1 US6653724B1 (en) | 2003-11-25 |
Family
ID=29267934
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/198,982 Expired - Fee Related US6653724B1 (en) | 2002-05-06 | 2002-07-22 | Chip on board package for optical mice and lens cover for the same |
Country Status (4)
Country | Link |
---|---|
US (1) | US6653724B1 (en) |
KR (1) | KR100457380B1 (en) |
DE (1) | DE10234778B4 (en) |
TW (1) | TW550650B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6847106B1 (en) * | 2003-10-01 | 2005-01-25 | Texas Instruments Incorporated | Semiconductor circuit with mechanically attached lid |
US20050046735A1 (en) * | 2003-08-29 | 2005-03-03 | Inventec Micro-Electronics Corporation | Digital image capturing module assembly and method of fabricating the same |
US20060028442A1 (en) * | 2002-12-20 | 2006-02-09 | Itac Systems, Inc. | Cursor control device |
US20060266929A1 (en) * | 2005-05-31 | 2006-11-30 | Mao-Hsiung Chien | Optical input device with a light source die mounted on a detecting die and manufacture method thereof |
US20070176274A1 (en) * | 2004-09-14 | 2007-08-02 | Sony Chemical & Information Device Corporation | Functional device-mounted module and a process for producing the same |
CN102610732A (en) * | 2011-01-20 | 2012-07-25 | 三星Led株式会社 | Mold structure for light-emitting diode package |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6627814B1 (en) * | 2002-03-22 | 2003-09-30 | David H. Stark | Hermetically sealed micro-device package with window |
US20060191215A1 (en) * | 2002-03-22 | 2006-08-31 | Stark David H | Insulated glazing units and methods |
US6962834B2 (en) * | 2002-03-22 | 2005-11-08 | Stark David H | Wafer-level hermetic micro-device packages |
US7832177B2 (en) * | 2002-03-22 | 2010-11-16 | Electronics Packaging Solutions, Inc. | Insulated glazing units |
US6823127B2 (en) * | 2002-09-05 | 2004-11-23 | Intel Corporation | Apparatus for holding a fiber array |
US6917102B2 (en) * | 2002-10-10 | 2005-07-12 | Advantest Corp. | Contact structure and production method thereof and probe contact assembly using same |
JP3972814B2 (en) * | 2002-12-26 | 2007-09-05 | ソニー株式会社 | Semiconductor integrated device |
US20040187437A1 (en) * | 2003-03-27 | 2004-09-30 | Stark David H. | Laminated strength-reinforced window assemblies |
US7265317B2 (en) * | 2004-01-28 | 2007-09-04 | Boston Scientific Scimed, Inc. | Method of cutting material with hybrid liquid-jet/laser system |
US20050257877A1 (en) * | 2004-04-19 | 2005-11-24 | Stark David H | Bonded assemblies |
US8678619B2 (en) * | 2005-06-14 | 2014-03-25 | Rohm Co., Ltd. | Light emitting device |
US7567235B2 (en) * | 2005-12-12 | 2009-07-28 | Cypress Semiconductor Corporation | Self-aligning optical sensor package |
TWM311892U (en) * | 2006-11-22 | 2007-05-11 | Lite On Semiconductor Corp | Movable inspection detecting module |
WO2009036359A1 (en) | 2007-09-14 | 2009-03-19 | Electronics Packaging Solutions, Inc. | Insulating glass unit having multi-height internal standoffs and visible decoration |
TWI426418B (en) * | 2007-12-25 | 2014-02-11 | Myson Century Inc | Optical navigator senser and optical navigator apparatus using the same |
EP2324183B1 (en) | 2008-08-09 | 2014-06-25 | Eversealed Windows, Inc. | Asymmetrical flexible edge seal for vacuum insulating glass |
TWI498774B (en) * | 2008-12-04 | 2015-09-01 | Elan Microelectronics Corp | Optical mouse COB module and the optical mouse |
US8329267B2 (en) | 2009-01-15 | 2012-12-11 | Eversealed Windows, Inc. | Flexible edge seal for vacuum insulating glazing units |
WO2010083475A2 (en) | 2009-01-15 | 2010-07-22 | Eversealed Windows, Inc. | Filament-strung stand-off elements for maintaining pane separation in vacuum insulating glazing units |
US8950162B2 (en) | 2010-06-02 | 2015-02-10 | Eversealed Windows, Inc. | Multi-pane glass unit having seal with adhesive and hermetic coating layer |
US9328512B2 (en) | 2011-05-05 | 2016-05-03 | Eversealed Windows, Inc. | Method and apparatus for an insulating glazing unit and compliant seal for an insulating glazing unit |
US9018747B2 (en) * | 2011-08-22 | 2015-04-28 | Kyocera Corporation | Optical semiconductor apparatus |
JP5484529B2 (en) * | 2012-08-07 | 2014-05-07 | ホシデン株式会社 | Component module and component module manufacturing method |
JP5525574B2 (en) | 2012-08-07 | 2014-06-18 | ホシデン株式会社 | Component module and component module manufacturing method |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4650285A (en) * | 1984-04-20 | 1987-03-17 | Motorola, Inc. | Hot alignment assembly method for optoelectronic packages |
US4797544A (en) * | 1986-07-23 | 1989-01-10 | Montgomery James R | Optical scanner including position sensors |
EP0268181B1 (en) | 1986-11-15 | 1992-07-29 | Matsushita Electric Works, Ltd. | Plastic molded pin grid chip carrier package |
JPS63204669A (en) * | 1987-02-20 | 1988-08-24 | Hitachi Ltd | Photoelectronic device |
US4871317A (en) * | 1987-12-02 | 1989-10-03 | A. O. Smith Corporation | Surface mounted component adaptor for interconnecting of surface mounted circuit components |
US5233225A (en) | 1988-02-05 | 1993-08-03 | Citizen Watch Co., Ltd. | Resin encapsulated pin grid array and method of manufacturing the same |
US4920260A (en) * | 1988-08-30 | 1990-04-24 | Msc Technologies, Inc. | Detector system for optical mouse |
US5103292A (en) | 1989-11-29 | 1992-04-07 | Olin Corporation | Metal pin grid array package |
US5006922A (en) | 1990-02-14 | 1991-04-09 | Motorola, Inc. | Packaged semiconductor device having a low cost ceramic PGA package |
US5296724A (en) * | 1990-04-27 | 1994-03-22 | Omron Corporation | Light emitting semiconductor device having an optical element |
US5102829A (en) | 1991-07-22 | 1992-04-07 | At&T Bell Laboratories | Plastic pin grid array package |
US5548486A (en) | 1994-01-21 | 1996-08-20 | International Business Machines Corporation | Pinned module |
US5541449A (en) | 1994-03-11 | 1996-07-30 | The Panda Project | Semiconductor chip carrier affording a high-density external interface |
US5734555A (en) | 1994-03-30 | 1998-03-31 | Intel Corporation | Shared socket multi-chip module and/or piggyback pin grid array package |
JP3316714B2 (en) | 1994-05-31 | 2002-08-19 | 三菱電機株式会社 | Semiconductor device |
JPH08167668A (en) * | 1994-12-12 | 1996-06-25 | Rohm Co Ltd | Mounter for protective cover to led array head |
US5789810A (en) | 1995-12-21 | 1998-08-04 | International Business Machines Corporation | Semiconductor cap |
US5952716A (en) | 1997-04-16 | 1999-09-14 | International Business Machines Corporation | Pin attach structure for an electronic package |
JP2991155B2 (en) | 1997-05-09 | 1999-12-20 | 日本電気株式会社 | Electronic components and their mounting structures |
JP2856195B2 (en) | 1997-05-20 | 1999-02-10 | 日本電気株式会社 | Device mounting structure on circuit board |
US5811799A (en) * | 1997-07-31 | 1998-09-22 | Wu; Liang-Chung | Image sensor package having a wall with a sealed cover |
JP3416942B2 (en) * | 1997-09-25 | 2003-06-16 | 住友電気工業株式会社 | Optical module and lead frame for optical module |
US6037655A (en) * | 1998-01-12 | 2000-03-14 | Eastman Kodak Company | Linear image sensor package assembly |
KR100378917B1 (en) * | 1998-05-20 | 2003-04-07 | 로무 가부시키가이샤 | Semiconductor device |
DE29820084U1 (en) * | 1998-11-10 | 1999-02-04 | Dexin Corp | Wireless computer mouse |
-
2002
- 2002-05-06 KR KR10-2002-0024663A patent/KR100457380B1/en not_active IP Right Cessation
- 2002-07-16 TW TW091115774A patent/TW550650B/en active
- 2002-07-22 US US10/198,982 patent/US6653724B1/en not_active Expired - Fee Related
- 2002-07-30 DE DE10234778A patent/DE10234778B4/en not_active Expired - Fee Related
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060028442A1 (en) * | 2002-12-20 | 2006-02-09 | Itac Systems, Inc. | Cursor control device |
US7825895B2 (en) | 2002-12-20 | 2010-11-02 | Itac Systems, Inc. | Cursor control device |
US20110128220A1 (en) * | 2002-12-20 | 2011-06-02 | Bynum Donald P | Cursor control device |
US9298279B2 (en) | 2002-12-20 | 2016-03-29 | Itac Systems, Inc. | Cursor control device |
US20050046735A1 (en) * | 2003-08-29 | 2005-03-03 | Inventec Micro-Electronics Corporation | Digital image capturing module assembly and method of fabricating the same |
US6847106B1 (en) * | 2003-10-01 | 2005-01-25 | Texas Instruments Incorporated | Semiconductor circuit with mechanically attached lid |
US20070176274A1 (en) * | 2004-09-14 | 2007-08-02 | Sony Chemical & Information Device Corporation | Functional device-mounted module and a process for producing the same |
US7855440B2 (en) | 2004-09-14 | 2010-12-21 | Sony Corporation | Functional device-mounted module and a process for producing the same |
US20060266929A1 (en) * | 2005-05-31 | 2006-11-30 | Mao-Hsiung Chien | Optical input device with a light source die mounted on a detecting die and manufacture method thereof |
US7199350B2 (en) * | 2005-05-31 | 2007-04-03 | Pixart Imaging Inc. | Optical input device with a light source die mounted on a detecting die and manufacture method thereof |
CN102610732A (en) * | 2011-01-20 | 2012-07-25 | 三星Led株式会社 | Mold structure for light-emitting diode package |
US8692138B2 (en) * | 2011-01-20 | 2014-04-08 | Samsung Elecronics Co., Ltd. | Mold structure for light-emitting diode package |
Also Published As
Publication number | Publication date |
---|---|
DE10234778A1 (en) | 2003-11-27 |
DE10234778B4 (en) | 2004-03-11 |
KR100457380B1 (en) | 2004-11-16 |
KR20030087102A (en) | 2003-11-13 |
TW550650B (en) | 2003-09-01 |
US6653724B1 (en) | 2003-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6653724B1 (en) | Chip on board package for optical mice and lens cover for the same | |
US6518659B1 (en) | Stackable package having a cavity and a lid for an electronic device | |
US6724074B2 (en) | Stack semiconductor chip package and lead frame | |
US5327104A (en) | Piezoelectric oscillator formed in resin package containing, IC chip and piezoelectric oscillator element | |
US6104095A (en) | Printed circuit board and chip-on-board packages using same | |
KR20020066483A (en) | Semiconductor Package And Mounting Structure On Substrate Thereof And Stack Structure Thereof | |
US4994896A (en) | Semiconductor device | |
US6791166B1 (en) | Stackable lead frame package using exposed internal lead traces | |
KR20010049663A (en) | Semiconductor device | |
US6242285B1 (en) | Stacked package of semiconductor package units via direct connection between leads and stacking method therefor | |
JPH0730059A (en) | Multichip module | |
KR100401975B1 (en) | Chip package and the method of fabricating the same | |
US7084473B2 (en) | Semiconductor package with an optical sensor which may be fit inside an object | |
JP2981194B2 (en) | Semiconductor chip package | |
JPS63136657A (en) | Both-side mounting electronic circuit device | |
JP2004265960A (en) | Circuit device and its manufacturing method | |
JPH0529662A (en) | Photosemiconductor device | |
KR100708050B1 (en) | semiconductor package | |
KR980012334A (en) | Multilayer semiconductor chip package and manufacturing method thereof | |
US6509637B1 (en) | Low profile mounting of thick integrated circuit packages within low-profile circuit modules | |
KR970010670B1 (en) | Pad align structure and package and module package | |
KR100537893B1 (en) | Leadframe and multichip package using the same | |
JPH06132472A (en) | Ic package | |
KR100505357B1 (en) | Semiconductor package | |
JP2003130742A (en) | Semiconductor pressure sensor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRO-MECHANICS CO., LTD., KOREA, REPUBL Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, TAE JUN;SONG, YOO SUN;REEL/FRAME:013129/0163 Effective date: 20020710 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20071125 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |