US20030162375A1 - Systems and methods for integration of heterogeneous circuit devices - Google Patents
Systems and methods for integration of heterogeneous circuit devices Download PDFInfo
- Publication number
- US20030162375A1 US20030162375A1 US09/683,857 US68385702A US2003162375A1 US 20030162375 A1 US20030162375 A1 US 20030162375A1 US 68385702 A US68385702 A US 68385702A US 2003162375 A1 US2003162375 A1 US 2003162375A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- layer
- silicon
- voltage well
- low voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 70
- 230000010354 integration Effects 0.000 title description 6
- 239000000758 substrate Substances 0.000 claims abstract description 82
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 25
- 239000010703 silicon Substances 0.000 claims abstract description 25
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims abstract description 23
- 239000012212 insulator Substances 0.000 claims abstract description 21
- 230000000873 masking effect Effects 0.000 claims abstract description 4
- 239000010410 layer Substances 0.000 claims description 113
- 239000011241 protective layer Substances 0.000 claims description 50
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 27
- 229920005591 polysilicon Polymers 0.000 claims description 27
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 22
- 238000002161 passivation Methods 0.000 claims description 18
- 238000004519 manufacturing process Methods 0.000 claims description 10
- 239000004065 semiconductor Substances 0.000 claims description 10
- 229910044991 metal oxide Inorganic materials 0.000 claims description 9
- 150000004706 metal oxides Chemical class 0.000 claims description 9
- 229910052751 metal Inorganic materials 0.000 claims description 7
- 239000002184 metal Substances 0.000 claims description 7
- 230000000295 complement effect Effects 0.000 claims description 5
- 238000000137 annealing Methods 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 2
- 230000001590 oxidative effect Effects 0.000 claims 1
- 239000010409 thin film Substances 0.000 claims 1
- 150000004767 nitrides Chemical class 0.000 description 9
- 238000005530 etching Methods 0.000 description 8
- 238000002513 implantation Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 230000002829 reductive effect Effects 0.000 description 5
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 235000012431 wafers Nutrition 0.000 description 4
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910001423 beryllium ion Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- SWXVUIWOUIDPGS-UHFFFAOYSA-N diacetone alcohol Natural products CC(=O)CC(C)(C)O SWXVUIWOUIDPGS-UHFFFAOYSA-N 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000010849 ion bombardment Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00222—Integrating an electronic processing unit with a micromechanical structure
- B81C1/00246—Monolithic integration, i.e. micromechanical structure and electronic processing unit are integrated on the same substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823493—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823892—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2201/00—Specific applications of microelectromechanical systems
- B81B2201/04—Optical MEMS
- B81B2201/047—Optical MEMS not provided for in B81B2201/042 - B81B2201/045
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2203/00—Forming microstructural systems
- B81C2203/07—Integrating an electronic processing unit with a micromechanical structure
- B81C2203/0707—Monolithic integration, i.e. the electronic processing unit is formed on or in the same substrate as the micromechanical structure
- B81C2203/0735—Post-CMOS, i.e. forming the micromechanical structure after the CMOS circuit
Definitions
- This invention relates to heterogeneous devices comprising a plurality of heterogeneous circuit devices and methods for fabricating a plurality of such devices heterogeneous circuit devices in a single substrate.
- CMOS complementary metal oxide semiconductor
- DMOS double-diffused metal oxide semiconductor
- bipolar transistors bipolar transistors and the like
- each of the heterogeneous devices are fabricated on separate chips using different processes. The fabricated devices are then combined to form various components of the overall system.
- various heterogeneous integrated circuit chips such as photodiodes, complementary metal oxide semiconductor (CMOS) signal processing circuits and high voltage drivers, are wire bonded into the optical system to achieve signal conversion/processing functions and mechanical control functions, such as mechanical switching.
- CMOS complementary metal oxide semiconductor
- the systems and methods according to this invention provide more efficient fabrication of devices that are formed by a combination of multiple heterogeneous devices.
- the systems and methods according to this invention separately provide reduced costs for fabrication of devices that are formed by a combination of multiple heterogeneous devices.
- the systems and methods according to this invention separately provide reduced size for devices that are formed by a combination of multiple heterogeneous devices.
- the systems and methods according to this invention separately provide more accurate fabrication of devices that are formed by a combination of multiple heterogeneous devices.
- the systems and methods according to this invention separately provide integration of a plurality of heterogeneous devices in a single substrate.
- the systems and methods according to this invention separately provide integration in a single substrate of a device having a high voltage well and a device having a low voltage well.
- the systems and methods according to this invention separately provide integration of a plurality of heterogeneous devices and a microelectromechanical system-based element in a single substrate.
- a heterogeneous device comprises a substrate and a plurality of heterogeneous circuit devices defined in the substrate.
- the heterogeneous device may further comprise at least one microelectromechanical system-based element and/or at least one photodiode.
- the heterogeneous circuit devices comprise at least one CMOS transistor and at least one DMOS transistor.
- the substrate comprises a bulk p-type silicon or a silicon-on-insulator) structure with a p-type single-crystalline-silicon layer on the top.
- a heterogeneous device is fabricated by: providing a substrate; and successively masking and ion implanting the substrate to define a plurality of heterogeneous circuit devices in the substrate.
- at least one microelectromechanical system-based element is formed in the substrate.
- at least one photodiode is ion formed in the substrate.
- at least one complementary metal oxide semiconductor (CMOS) transistor and at least one double-diffused metal oxide semiconductor (DMOS) transistor are ion implanted in the substrate.
- CMOS complementary metal oxide semiconductor
- DMOS double-diffused metal oxide semiconductor
- a fabrication method for integrating a plurality of heterogeneous circuit devices in a single substrate comprises: providing a substrate; forming a first protective layer over the substrate; removing a portion of the first protective layer; ion implanting a high voltage well of a first circuit device in the substrate using the partially removed first protective layer; forming a second protective layer over the substrate; removing a portion of the second protective layer; and ion implanting a first low voltage well of a second circuit device in the substrate using the partially removed second protective layer.
- a third protective layer is formed over the substrate. A portion of the third protective layer is removed and a second low voltage well of the second circuit device is ion implanted in the substrate. In various embodiments, a field oxide layer is formed over at least part of each of the high voltage well, the first low voltage well and the second low voltage well. In various embodiments, the substrate is ion implanted to adjust the threshold of different transistor devices.
- a polysilicon layer is formed over the oxide layer. A portion of the polysilicon layer is removed to define a polysilicon gate for each of the high voltage device, the first low voltage device and the second low voltage device.
- a fourth protective layer is formed over at least the oxide layer and the polysilicon gates. A portion of the fourth protective layer is removed and a P-body is implanted in the high voltage well of the first circuit device using the partially removed fourth protective layer.
- a fifth protective layer over at least the oxide layer and the polysilicon gates. A portion of the fifth protective layer is removed and at least one N+ source/drain is ion implanted in the P-body, in the high voltage well and in the first low voltage well of the second circuit device using the partially removed fifth protective layer.
- a sixth protective layer is formed over at least the oxide layer and the polysilicon gates. A portion of the sixth protective layer is removed and at least one P+ source/drain is ion implanted in the P-body and in the second low voltage well of the second circuit device using the partially removed sixth protective layer.
- a passivation oxide layer is formed over at least the oxide layer and the polysilicon gates.
- a plurality of vias may be formed through the passivation oxide layer to each of the N+ and P+ sources/drains.
- a layer of metal is formed over the passivation oxide layer and in the vias. A portion of the layer of metal over the passivation oxide layer is removed to define a plurality of electrical interconnects.
- FIG. 1 is a cross-sectional view of a silicon-on-insulator wafer used to fabricate, according to an exemplary embodiment of the invention, a device comprising a plurality of heterogeneous devices;
- FIGS. 2 - 32 are cross-sectional views illustrating an exemplary method of fabricating, according to the invention, a device comprising a plurality of heterogeneous devices.
- a heterogeneous device comprises a substrate and a plurality of heterogeneous circuit devices defined in the substrate.
- the heterogeneous device may further comprise at least one microelectromechanical system-based element and/or at least one photodiode.
- the heterogeneous circuit devices may comprise a CMOS transistor and a DMOS transistor.
- integrated-circuit-based manufacturing techniques are used to fabricate the heterogeneous devices and this integration can be extended to include surface and/or bulk micromachined devices on the same substrate.
- Such manufacturing technologies are relatively advanced compared to other potential technologies, yielding more reliable results and greater flexibility.
- FIGS. 1 - 32 illustrate various steps of an exemplary embodiment of a method according to this invention.
- conventional processing techniques such as prefurnace cleaning, and details that would be apparent to one of ordinary skill in the art, such as the use of monitor wafers, are omitted from the description of the exemplary embodiment for the sake of brevity.
- specific details such as furnace treatments and etching times are omitted since various parameters may be employed without departing from this invention. Unless otherwise specified, the details provided are approximate ranges and reasonable modifications are contemplated.
- the process of the exemplary embodiment begins with a silicon-on-insulator (SOI) wafer 100 , although the same embodiment can be implemented on a bulk silicon substrate as well.
- the silicon-on-insulator wafer 100 comprises a single-crystal-silicon (SCS) layer 110 , a silicon substrate 120 and an insulator layer 130 therebetween.
- the single-crystal-silicon (SCS) layer 110 may be, for example, 5 microns thick.
- the single-crystal-silicon (SCS) layer 110 and the silicon substrate 120 may be doped, for example with boron, to form p-type silicon, depending on the desired heterogeneous device.
- FIG. 1 silicon-on-insulator
- the exemplary fabrication process provides a CMOS transistor 140 , a DMOS transistor 150 , a photodiode 160 and a microelectromechanical system-based element 160 in the single-crystal-silicon (SCS) layer 110 .
- SCS single-crystal-silicon
- a first protective layer 212 of greater than about 7000 angstroms is formed over the single-crystal-silicon layer 110 .
- the first protective layer 212 may be an oxide, either grown in a wet steam or in a dry oxygen ambient.
- any suitable process either known or hereafter developed, may be used to form a protective layer and any suitable material, either known or hereafter developed, such as, for example, silicon nitride, may be used for a protective layer.
- a first mask 201 is formed over the first protective layer 212 .
- the first mask 201 may be, for example, a photoresist that is formed by any suitable photolithography process, either known or hereafter developed.
- a portion of the first protective layer 212 is removed, for example, by etching. Any suitable wet or dry etching technique, either known or hereafter developed, may be used.
- any suitable etchant such as a hydrofluoric acid etchant, may be used for the given material of the first protective layer 212 .
- a high voltage n-well 152 of the DMOS transistor 150 is ion implanted in the single-crystal-silicon layer 110 .
- the ion implantation of the high voltage n-well 152 may be accomplished using any suitable implantation technique, either known or hereafter developed.
- the first mask 201 is then removed or stripped using any suitable method, either known or hereafter developed.
- a second mask 202 is formed over the first protective layer 212 and the high voltage n-well 152 .
- a portion of the first protective layer 212 is removed, for example, by etching.
- the second mask 202 also serves as a protective layer for the high voltage n-well 152 during ion implantation for the CMOS transistor 140 .
- n-well 142 of the CMOS transistor 140 is ion implanted in the single-crystal-silicon layer 110 . As shown in FIG. 6, the second mask 202 is then removed.
- a thin layer of thermal oxide 214 is grown on the opening windows for high-voltage and low-voltage n-wells 152 and 142 . This oxidation will create a step height difference between the n-well areas and the rest of the single-crystal-silicon layer 110 which is useful for alignment purpose in the subsequent processing steps.
- the thickness of oxide 214 can range from about 1500 angstroms to about 3000 angstroms.
- a third mask 203 is formed over the protective oxide layers 214 and 212 .
- a portion of the first protective layer 212 is removed, for example, by etching.
- a low voltage p-well 144 of the CMOS transistor 140 is ion implanted in the single-crystal-silicon layer 110 .
- the third mask 203 is then removed.
- a diffusion process may be used to drive in the p-well 144 and the n-wells 142 and 152 . Then, the fist protective layer 212 along with the second protective layer 214 is removed.
- a local oxidation of silicon (LOCOS) process may be used.
- LOC local oxidation of silicon
- a pad oxide 216 is formed over the single-crystal-silicon layer 110 , the p-well 144 and the n-wells 142 and 152 , as shown in FIG. 11.
- the pad oxide 216 should have a thickness in the range of about 300 angstroms to about 700 angstroms. In particular, the pad oxide 216 may have a thickness of about 500 angstroms.
- the pad oxide 216 should be grown in a temperature in a range of about 850-1000 degrees Celsius. In particular, the temperature may be about 900 degrees Celsius.
- a nitride layer 218 is deposited over the pad oxide 216 .
- the nitride layer 21 8 may be deposited using any suitable technique, either known or hereafter developed, such as low pressure chemical vapor deposition (LPCVD).
- LPCVD low pressure chemical vapor deposition
- the nitride layer 218 should have a thickness in the range of about 1000 angstroms to about 1400 angstroms. In particular, the nitride layer 218 may have a thickness of about 1200 angstroms.
- the nitride layer 218 should be deposited in a temperature in a range of about 450-900 degrees Celsius. In particular, the temperature may be about 820 degrees Celsius.
- a fourth mask 204 is formed over the nitride layer 218 .
- a portion of the nitride layer 218 is removed, for example, by etching.
- a reactive ion etch (RIE) is used to achieve a better dimension control on transistor devices.
- RIE reactive ion etch
- the structure is subjected to a field oxidation to form a field oxide layer 180 .
- the field oxide layer 180 should have a thickness greater than about 1.15 microns.
- the field oxide layer 180 should be grown in a temperature in a range of about 950-1100 degrees Celsius. In particular, the temperature may be about 1000 degrees Celsius.
- the nitride layer 218 is removed, along with any oxide that may be on the nitride layer 218 , using one or more wet etches. Then, as shown in FIG. 16, the pad oxide 216 is removed using a wet etch. A dry etch may damage (because of ion bombardment) active region of transistors and deteriorate transistor performance.
- a sacrificial oxide layer is provided as a protective layer for a blanket implantation (no mask) for threshold adjustment.
- the sacrificial oxide layer is stripped after the blanket implantation.
- a high quality gate oxide layer 182 is formed over the single-crystal-silicon layer 110 and the field oxide 180 .
- the gate oxide layer 182 should have a thickness in a range of about 300 angstroms to about 400 angstroms. In particular, the gate oxide layer 182 may have a thickness of about 350 angstroms. Also, the gate oxide layer 182 should be grown in a temperature in a range of about 900-1000 degrees Celsius. In particular, the temperature may be about 950 degrees Celsius.
- a polysilicon layer 184 is formed over the field oxide layer 180 and the gate oxide layer 182 .
- the polysilicon layer 184 may be deposited using any suitable technique, such as chemical vapor deposition (CVD).
- the polysilicon layer 184 should have a thickness in a range of about 5000 angstroms to about 8000 angstroms. In particular, the polysilicon layer 184 may have a thickness of about 6000 angstroms.
- the polysilicon layer 184 is doped with a suitable n-type dopant, such as arsenic or phosphorus. A partial wet etch of surface oxide, known as deglazing, is then carried out.
- a fifth mask 205 is formed over the polysilicon layer 184 .
- a portion of the polysilicon layer 184 is removed, for example, by etching, to obtain polysilicon gates and electrical interconnects for each of the high voltage n-well 152 , the low voltage n-well 142 and the low voltage p-well 144 .
- a reactive ion etch (RIE) should be used to avoid etching the gate oxide 182 .
- the fifth mask 205 is removed.
- a sixth mask 206 is formed over the field oxide layer 180 the polysilicon gates 184 .
- a P-body 154 is ion implanted in the high voltage n-well 152 of the DMOS transistor 150 .
- the sixth mask 206 is removed.
- a high temperature process in inert gas is then applied to drive in the P-body 1 54 .
- a seventh mask 207 is formed over the field oxide layer 180 the polysilicon gates 184 .
- an N+ source/drain 156 is ion implanted in each of the P-body 154 and the high voltage n-well 152 of the DMOS transistor 150
- an N+ source/drain 146 is ion implanted in the low voltage p-well 144 of the CMOS transistor 140 .
- the seventh mask 207 is removed.
- an eighth mask 208 is formed over the field oxide layer 180 the polysilicon gates 184 .
- a P+ source/drain 158 is ion implanted in the P-body 154 of the DMOS transistor 150 and a P+ source/drain 148 is ion implanted in the low voltage n-well 144 of the CMOS transistor 140 .
- the eighth mask 208 is removed.
- a desired p-n junction may be ion implanted in the single-crystal-silicon layer 110 to create the photodiode 160 , as shown in FIG. 27.
- forming the photodiode 160 may include steps of ion implantation, annealing, and deposition of dielectrics.
- a passivation oxide layer 186 is formed over the CMOS transistor 140 , the DMOS transistor 150 and the photodiode 160 , as shown in FIG. 28.
- the passivation oxide layer 186 may be formed using any suitable technique, such as plasma enhanced chemical vapor deposition (PECVD).
- PECVD plasma enhanced chemical vapor deposition
- the passivation oxide layer 186 should have a thickness of greater than about 4500 angstroms. In particular, the passivation oxide layer 186 may have a thickness of about 5000 angstroms.
- the passivation oxide layer 186 is annealed in an inert gas, for example, at about 900 degrees Celsius.
- a ninth mask 209 is formed over the passivation oxide layer 186 .
- a plurality of vias 220 are formed through the passivation oxide layer 186 to the N+ and P+ sources/drains 146 , 156 and 148 , 158 .
- Any suitable technique may be used to form the vias 220 , such as a reactive ion etch (RIE) and/or a hydrofluoric acid etch.
- RIE reactive ion etch
- the ninth mask 209 is then removed.
- a metal layer 1 88 for example, aluminum, is formed over the passivation oxide layer 186 and in the vias 220 .
- the metal layer may be formed by any suitable technique, either known or hereafter developed, such as sputtering. As shown in FIG. 31, the metal layer 188 is partially removed using a tenth mask (not shown) and any suitable technique, such as etching. The tenth mask is removed by any suitable stripping technique.
- any suitable approach for improving metal-semiconductor contacts may be employed.
- a pre-alloy cleaning in hot acetone and isopropyl alcohol followed by a sintering step may be used.
- any suitable techniques for forming electrical, mechanical, electromechanical or other elements of microelectromechanical system-based devices may be used to define the at least one microelectromechanical system-based element 170 .
- the element 170 may be a movable mechanical element that is photolithographically defined and then released via a release etch to obtain the heterogeneous device shown in FIG. 32.
- the design and configuration of the device are illustrative and not limiting.
- the methods of this invention may be used to fabricate various devices in which heterogeneous devices are combined.
- the methods of this invention may be used to fabricate various micro-optoelectromechanical (MOEM) devices for telecommunications and other applications.
- MOEM micro-optoelectromechanical
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- 1. Field of Invention
- This invention relates to heterogeneous devices comprising a plurality of heterogeneous circuit devices and methods for fabricating a plurality of such devices heterogeneous circuit devices in a single substrate.
- 2. Description of Related Art
- Systems are known that employ multiple different or heterogeneous devices. For example, a microelectromechanical system (MEMS)-based optical communication system may employ various electronic and optical devices, including circuits/devices such as complementary metal oxide semiconductor (CMOS) circuits, photodiodes, double-diffused metal oxide semiconductor (DMOS) transistors, bipolar transistors and the like, to implement various functions.
- In such systems, each of the heterogeneous devices are fabricated on separate chips using different processes. The fabricated devices are then combined to form various components of the overall system. For example, in optical telecommunications systems, various heterogeneous integrated circuit chips, such as photodiodes, complementary metal oxide semiconductor (CMOS) signal processing circuits and high voltage drivers, are wire bonded into the optical system to achieve signal conversion/processing functions and mechanical control functions, such as mechanical switching.
- The conventional approaches to combining heterogeneous devices require additional time and expense for accurate bonding of the separate chips and result in relatively bulky components. These bonding/assembling processes also introduce noises into the system. In addition to the actual combining process, separate processes are required for each different device, resulting in high costs and long processing times.
- The systems and methods according to this invention provide more efficient fabrication of devices that are formed by a combination of multiple heterogeneous devices.
- The systems and methods according to this invention separately provide reduced costs for fabrication of devices that are formed by a combination of multiple heterogeneous devices.
- The systems and methods according to this invention separately provide reduced size for devices that are formed by a combination of multiple heterogeneous devices.
- The systems and methods according to this invention separately provide more accurate fabrication of devices that are formed by a combination of multiple heterogeneous devices.
- The systems and methods according to this invention can therefore achieve better signal-to-noise ratio and higher reliability and accuracy.
- The systems and methods according to this invention separately provide integration of a plurality of heterogeneous devices in a single substrate.
- The systems and methods according to this invention separately provide integration in a single substrate of a device having a high voltage well and a device having a low voltage well.
- The systems and methods according to this invention separately provide integration of a plurality of heterogeneous devices and a microelectromechanical system-based element in a single substrate.
- In various exemplary embodiments of the devices according to this invention, a heterogeneous device comprises a substrate and a plurality of heterogeneous circuit devices defined in the substrate. The heterogeneous device may further comprise at least one microelectromechanical system-based element and/or at least one photodiode. In various exemplary embodiments, the heterogeneous circuit devices comprise at least one CMOS transistor and at least one DMOS transistor.
- In various exemplary embodiments, the substrate comprises a bulk p-type silicon or a silicon-on-insulator) structure with a p-type single-crystalline-silicon layer on the top.
- According to various exemplary embodiments of the methods of this invention, a heterogeneous device is fabricated by: providing a substrate; and successively masking and ion implanting the substrate to define a plurality of heterogeneous circuit devices in the substrate. In various embodiments, at least one microelectromechanical system-based element is formed in the substrate. In various embodiments, at least one photodiode is ion formed in the substrate. In various embodiments, at least one complementary metal oxide semiconductor (CMOS) transistor and at least one double-diffused metal oxide semiconductor (DMOS) transistor are ion implanted in the substrate.
- According to various exemplary embodiments of the methods of this invention, a fabrication method for integrating a plurality of heterogeneous circuit devices in a single substrate comprises: providing a substrate; forming a first protective layer over the substrate; removing a portion of the first protective layer; ion implanting a high voltage well of a first circuit device in the substrate using the partially removed first protective layer; forming a second protective layer over the substrate; removing a portion of the second protective layer; and ion implanting a first low voltage well of a second circuit device in the substrate using the partially removed second protective layer.
- In various embodiments, a third protective layer is formed over the substrate. A portion of the third protective layer is removed and a second low voltage well of the second circuit device is ion implanted in the substrate. In various embodiments, a field oxide layer is formed over at least part of each of the high voltage well, the first low voltage well and the second low voltage well. In various embodiments, the substrate is ion implanted to adjust the threshold of different transistor devices.
- In various embodiments, a polysilicon layer is formed over the oxide layer. A portion of the polysilicon layer is removed to define a polysilicon gate for each of the high voltage device, the first low voltage device and the second low voltage device.
- In various embodiments, a fourth protective layer is formed over at least the oxide layer and the polysilicon gates. A portion of the fourth protective layer is removed and a P-body is implanted in the high voltage well of the first circuit device using the partially removed fourth protective layer.
- In various embodiments, a fifth protective layer over at least the oxide layer and the polysilicon gates. A portion of the fifth protective layer is removed and at least one N+ source/drain is ion implanted in the P-body, in the high voltage well and in the first low voltage well of the second circuit device using the partially removed fifth protective layer.
- In various embodiments, a sixth protective layer is formed over at least the oxide layer and the polysilicon gates. A portion of the sixth protective layer is removed and at least one P+ source/drain is ion implanted in the P-body and in the second low voltage well of the second circuit device using the partially removed sixth protective layer.
- In various embodiments, a passivation oxide layer is formed over at least the oxide layer and the polysilicon gates. A plurality of vias may be formed through the passivation oxide layer to each of the N+ and P+ sources/drains. In such embodiments, a layer of metal is formed over the passivation oxide layer and in the vias. A portion of the layer of metal over the passivation oxide layer is removed to define a plurality of electrical interconnects.
- These and other features and advantages of this invention are described in, or are apparent from, the following detailed description of various exemplary embodiments of the systems and methods according to this invention.
- Various exemplary embodiments of the systems and methods of this invention described in detail below, with reference to the attached drawing figures, in which:
- FIG. 1 is a cross-sectional view of a silicon-on-insulator wafer used to fabricate, according to an exemplary embodiment of the invention, a device comprising a plurality of heterogeneous devices; and
- FIGS.2-32 are cross-sectional views illustrating an exemplary method of fabricating, according to the invention, a device comprising a plurality of heterogeneous devices.
- This invention provides integration of heterogeneous circuit devices in a single substrate. According to this invention, a heterogeneous device comprises a substrate and a plurality of heterogeneous circuit devices defined in the substrate. The heterogeneous device may further comprise at least one microelectromechanical system-based element and/or at least one photodiode. The heterogeneous circuit devices may comprise a CMOS transistor and a DMOS transistor.
- By integrating a plurality of the heterogeneous circuit devices in a single substrate, the overall size of a given component is reduced. Further, since separate chip are not bonded together to form the heterogeneous device, potential problems with accuracy and noises are reduced or even eliminated. Costs are further reduced by eliminating the need for separate processes for each of the different circuit devices and eliminating the combining process.
- According to various exemplary embodiments of this invention, integrated-circuit-based manufacturing techniques are used to fabricate the heterogeneous devices and this integration can be extended to include surface and/or bulk micromachined devices on the same substrate. Such manufacturing technologies are relatively advanced compared to other potential technologies, yielding more reliable results and greater flexibility.
- FIGS.1-32 illustrate various steps of an exemplary embodiment of a method according to this invention. It should be understood that conventional processing techniques, such as prefurnace cleaning, and details that would be apparent to one of ordinary skill in the art, such as the use of monitor wafers, are omitted from the description of the exemplary embodiment for the sake of brevity. Also, unless important to this invention, specific details such as furnace treatments and etching times are omitted since various parameters may be employed without departing from this invention. Unless otherwise specified, the details provided are approximate ranges and reasonable modifications are contemplated.
- As shown in FIG. 1, the process of the exemplary embodiment begins with a silicon-on-insulator (SOI)
wafer 100, although the same embodiment can be implemented on a bulk silicon substrate as well. The silicon-on-insulator wafer 100 comprises a single-crystal-silicon (SCS)layer 110, asilicon substrate 120 and aninsulator layer 130 therebetween. The single-crystal-silicon (SCS)layer 110 may be, for example, 5 microns thick. Also, the single-crystal-silicon (SCS)layer 110 and thesilicon substrate 120 may be doped, for example with boron, to form p-type silicon, depending on the desired heterogeneous device. As shown in FIG. 32, the exemplary fabrication process provides aCMOS transistor 140, aDMOS transistor 150, aphotodiode 160 and a microelectromechanical system-basedelement 160 in the single-crystal-silicon (SCS)layer 110. - As shown in FIG. 2, a first
protective layer 212 of greater than about 7000 angstroms is formed over the single-crystal-silicon layer 110. The firstprotective layer 212 may be an oxide, either grown in a wet steam or in a dry oxygen ambient. However, it should be understood that, unless otherwise specified, any suitable process, either known or hereafter developed, may be used to form a protective layer and any suitable material, either known or hereafter developed, such as, for example, silicon nitride, may be used for a protective layer. - As shown in FIG. 3, a
first mask 201 is formed over the firstprotective layer 212. Thefirst mask 201 may be, for example, a photoresist that is formed by any suitable photolithography process, either known or hereafter developed. Using thefirst mask 201, a portion of the firstprotective layer 212 is removed, for example, by etching. Any suitable wet or dry etching technique, either known or hereafter developed, may be used. Further, any suitable etchant, such as a hydrofluoric acid etchant, may be used for the given material of the firstprotective layer 212. - With the
first mask 201 in place, a high voltage n-well 152 of theDMOS transistor 150 is ion implanted in the single-crystal-silicon layer 110. The ion implantation of the high voltage n-well 152 may be accomplished using any suitable implantation technique, either known or hereafter developed. As shown in FIG. 4, thefirst mask 201 is then removed or stripped using any suitable method, either known or hereafter developed. - As shown in FIG. 5, a
second mask 202 is formed over the firstprotective layer 212 and the high voltage n-well 152. Using thesecond mask 202, a portion of the firstprotective layer 212 is removed, for example, by etching. As described below, thesecond mask 202 also serves as a protective layer for the high voltage n-well 152 during ion implantation for theCMOS transistor 140. - With the
second mask 202 in place, a low voltage n-well 142 of theCMOS transistor 140 is ion implanted in the single-crystal-silicon layer 110. As shown in FIG. 6, thesecond mask 202 is then removed. - A thin layer of
thermal oxide 214 is grown on the opening windows for high-voltage and low-voltage n-wells silicon layer 110 which is useful for alignment purpose in the subsequent processing steps. The thickness ofoxide 214 can range from about 1500 angstroms to about 3000 angstroms. - As shown in FIG. 8, a
third mask 203 is formed over theprotective oxide layers third mask 203, a portion of the firstprotective layer 212 is removed, for example, by etching. - As shown in FIG. 9, with the
third mask 203 in place, a low voltage p-well 144 of theCMOS transistor 140 is ion implanted in the single-crystal-silicon layer 110. As shown in FIG. 10, thethird mask 203 is then removed. - A diffusion process may be used to drive in the p-well144 and the n-
wells protective layer 212 along with the secondprotective layer 214 is removed. - Next, an oxidation process is carried out. In particular, a local oxidation of silicon (LOCOS) process may be used. First, a
pad oxide 216 is formed over the single-crystal-silicon layer 110, the p-well 144 and the n-wells pad oxide 216 should have a thickness in the range of about 300 angstroms to about 700 angstroms. In particular, thepad oxide 216 may have a thickness of about 500 angstroms. Also, thepad oxide 216 should be grown in a temperature in a range of about 850-1000 degrees Celsius. In particular, the temperature may be about 900 degrees Celsius. - As shown in FIG. 11, a
nitride layer 218 is deposited over thepad oxide 216. The nitride layer 21 8 may be deposited using any suitable technique, either known or hereafter developed, such as low pressure chemical vapor deposition (LPCVD). Thenitride layer 218 should have a thickness in the range of about 1000 angstroms to about 1400 angstroms. In particular, thenitride layer 218 may have a thickness of about 1200 angstroms. Also, thenitride layer 218 should be deposited in a temperature in a range of about 450-900 degrees Celsius. In particular, the temperature may be about 820 degrees Celsius. - As shown in FIG. 12, a
fourth mask 204 is formed over thenitride layer 218. Using thefourth mask 204, a portion of thenitride layer 218 is removed, for example, by etching. A reactive ion etch (RIE) is used to achieve a better dimension control on transistor devices. With thesecond mask 202 in place, a channel stop implantation is carried out. Then, as shown in FIG. 13, thefourth mask 204 is removed. - As shown in FIG. 14, the structure is subjected to a field oxidation to form a
field oxide layer 180. Thefield oxide layer 180 should have a thickness greater than about 1.15 microns. Also, thefield oxide layer 180 should be grown in a temperature in a range of about 950-1100 degrees Celsius. In particular, the temperature may be about 1000 degrees Celsius. - As shown in FIG. 15, the
nitride layer 218 is removed, along with any oxide that may be on thenitride layer 218, using one or more wet etches. Then, as shown in FIG. 16, thepad oxide 216 is removed using a wet etch. A dry etch may damage (because of ion bombardment) active region of transistors and deteriorate transistor performance. - Although not shown in the Figs., according to the exemplary embodiment, a sacrificial oxide layer is provided as a protective layer for a blanket implantation (no mask) for threshold adjustment. The sacrificial oxide layer is stripped after the blanket implantation.
- Next, a high quality
gate oxide layer 182 is formed over the single-crystal-silicon layer 110 and thefield oxide 180. Thegate oxide layer 182 should have a thickness in a range of about 300 angstroms to about 400 angstroms. In particular, thegate oxide layer 182 may have a thickness of about 350 angstroms. Also, thegate oxide layer 182 should be grown in a temperature in a range of about 900-1000 degrees Celsius. In particular, the temperature may be about 950 degrees Celsius. - Next, as shown in FIG. 18, a
polysilicon layer 184 is formed over thefield oxide layer 180 and thegate oxide layer 182. Thepolysilicon layer 184 may be deposited using any suitable technique, such as chemical vapor deposition (CVD). Thepolysilicon layer 184 should have a thickness in a range of about 5000 angstroms to about 8000 angstroms. In particular, thepolysilicon layer 184 may have a thickness of about 6000 angstroms. Thepolysilicon layer 184 is doped with a suitable n-type dopant, such as arsenic or phosphorus. A partial wet etch of surface oxide, known as deglazing, is then carried out. - As shown in FIG. 19, a
fifth mask 205 is formed over thepolysilicon layer 184. Using thefifth mask 205, a portion of thepolysilicon layer 184 is removed, for example, by etching, to obtain polysilicon gates and electrical interconnects for each of the high voltage n-well 152, the low voltage n-well 142 and the low voltage p-well 144. A reactive ion etch (RIE) should be used to avoid etching thegate oxide 182. Then, as shown in FIG. 20, thefifth mask 205 is removed. - As shown in FIG. 21, a
sixth mask 206 is formed over thefield oxide layer 180 thepolysilicon gates 184. Using thesixth mask 206, a P-body 154 is ion implanted in the high voltage n-well 152 of theDMOS transistor 150. Then, as shown in FIG. 22, thesixth mask 206 is removed. A high temperature process in inert gas is then applied to drive in the P-body 1 54. - As shown in FIG. 23, a
seventh mask 207 is formed over thefield oxide layer 180 thepolysilicon gates 184. Using theseventh mask 207, an N+ source/drain 156 is ion implanted in each of the P-body 154 and the high voltage n-well 152 of theDMOS transistor 150, and an N+ source/drain 146 is ion implanted in the low voltage p-well 144 of theCMOS transistor 140. Then, as shown in FIG. 24, theseventh mask 207 is removed. - As shown in FIG. 25, an
eighth mask 208 is formed over thefield oxide layer 180 thepolysilicon gates 184. Using theeighth mask 208, a P+ source/drain 158 is ion implanted in the P-body 154 of theDMOS transistor 150 and a P+ source/drain 148 is ion implanted in the low voltage n-well 144 of theCMOS transistor 140. Then, as shown in FIG. 26, theeighth mask 208 is removed. - In a manner similar to that described above with respect to implantation of the N+ and P+ sources/drains146, 156 and 148, 158, a desired p-n junction may be ion implanted in the single-crystal-
silicon layer 110 to create thephotodiode 160, as shown in FIG. 27. In particular, forming thephotodiode 160 may include steps of ion implantation, annealing, and deposition of dielectrics. - A
passivation oxide layer 186 is formed over theCMOS transistor 140, theDMOS transistor 150 and thephotodiode 160, as shown in FIG. 28. Thepassivation oxide layer 186 may be formed using any suitable technique, such as plasma enhanced chemical vapor deposition (PECVD). Thepassivation oxide layer 186 should have a thickness of greater than about 4500 angstroms. In particular, thepassivation oxide layer 186 may have a thickness of about 5000 angstroms. Thepassivation oxide layer 186 is annealed in an inert gas, for example, at about 900 degrees Celsius. - As shown in FIG. 29, a
ninth mask 209 is formed over thepassivation oxide layer 186. Using theninth mask 209, a plurality ofvias 220 are formed through thepassivation oxide layer 186 to the N+ and P+ sources/drains 146, 156 and 148, 158. Any suitable technique may be used to form thevias 220, such as a reactive ion etch (RIE) and/or a hydrofluoric acid etch. As shown in FIG. 30, theninth mask 209 is then removed. - Then, a metal layer1 88, for example, aluminum, is formed over the
passivation oxide layer 186 and in thevias 220. The metal layer may be formed by any suitable technique, either known or hereafter developed, such as sputtering. As shown in FIG. 31, themetal layer 188 is partially removed using a tenth mask (not shown) and any suitable technique, such as etching. The tenth mask is removed by any suitable stripping technique. - Any suitable approach for improving metal-semiconductor contacts may be employed. For example, a pre-alloy cleaning in hot acetone and isopropyl alcohol followed by a sintering step may be used.
- Finally, any suitable techniques for forming electrical, mechanical, electromechanical or other elements of microelectromechanical system-based devices may be used to define the at least one microelectromechanical system-based
element 170. For example, theelement 170 may be a movable mechanical element that is photolithographically defined and then released via a release etch to obtain the heterogeneous device shown in FIG. 32. - While this invention has been described in conjunction with various exemplary embodiments, it is to be understood that many alternatives, modifications and variations would be apparent to those skilled in the art. Accordingly, Applicants intend to embrace all such alternatives, modifications and variations that follow in the spirit and scope of this invention.
- For example, it should be understood that the design and configuration of the device are illustrative and not limiting. The methods of this invention may be used to fabricate various devices in which heterogeneous devices are combined. For example, the methods of this invention may be used to fabricate various micro-optoelectromechanical (MOEM) devices for telecommunications and other applications.
Claims (46)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/683,857 US6861341B2 (en) | 2002-02-22 | 2002-02-22 | Systems and methods for integration of heterogeneous circuit devices |
JP2003044067A JP2003297948A (en) | 2002-02-22 | 2003-02-21 | System for integration of heterogeneous circuit device and its manufacturing method |
EP03003955A EP1339101A3 (en) | 2002-02-22 | 2003-02-21 | Systems and methods for integration of heterogeneous circuit devices |
US10/727,692 US7352047B2 (en) | 2002-02-22 | 2003-12-04 | Systems and methods for integration of heterogeneous circuit devices |
US10/990,711 US7341930B2 (en) | 2002-02-22 | 2004-11-17 | Systems and methods for integration of heterogeneous circuit devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/683,857 US6861341B2 (en) | 2002-02-22 | 2002-02-22 | Systems and methods for integration of heterogeneous circuit devices |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/727,692 Division US7352047B2 (en) | 2002-02-22 | 2003-12-04 | Systems and methods for integration of heterogeneous circuit devices |
US10/990,711 Division US7341930B2 (en) | 2002-02-22 | 2004-11-17 | Systems and methods for integration of heterogeneous circuit devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030162375A1 true US20030162375A1 (en) | 2003-08-28 |
US6861341B2 US6861341B2 (en) | 2005-03-01 |
Family
ID=27663578
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/683,857 Expired - Fee Related US6861341B2 (en) | 2002-02-22 | 2002-02-22 | Systems and methods for integration of heterogeneous circuit devices |
US10/727,692 Expired - Fee Related US7352047B2 (en) | 2002-02-22 | 2003-12-04 | Systems and methods for integration of heterogeneous circuit devices |
US10/990,711 Expired - Fee Related US7341930B2 (en) | 2002-02-22 | 2004-11-17 | Systems and methods for integration of heterogeneous circuit devices |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/727,692 Expired - Fee Related US7352047B2 (en) | 2002-02-22 | 2003-12-04 | Systems and methods for integration of heterogeneous circuit devices |
US10/990,711 Expired - Fee Related US7341930B2 (en) | 2002-02-22 | 2004-11-17 | Systems and methods for integration of heterogeneous circuit devices |
Country Status (3)
Country | Link |
---|---|
US (3) | US6861341B2 (en) |
EP (1) | EP1339101A3 (en) |
JP (1) | JP2003297948A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040084745A1 (en) * | 2002-02-22 | 2004-05-06 | Xerox Corporation | Systems and methods for integration of heterogeneous circuit devices |
US20040227183A1 (en) * | 2003-02-06 | 2004-11-18 | Takaaki Negoro | Semiconductor device having DMOS and CMOS on single substrate |
DE10343681A1 (en) * | 2003-09-18 | 2005-05-12 | Atmel Germany Gmbh | Semiconductor structure and its use, in particular for limiting overvoltages |
US20070278631A1 (en) * | 2005-01-31 | 2007-12-06 | Hasan Sharifi | Self-aligned wafer level integration system |
US20090102006A1 (en) * | 2004-10-29 | 2009-04-23 | Hiroshi Toshiyoshi | Electrostatic micro actuator, electrostatic microactuator apparatus and driving method of electrostatic micro actuator |
US8869390B2 (en) | 2007-10-01 | 2014-10-28 | Innurvation, Inc. | System and method for manufacturing a swallowable sensor device |
US20150044808A1 (en) * | 2009-07-31 | 2015-02-12 | Macronix International Co., Ltd. | Method of fabricating integrated semiconductor device and structure thereof |
US20180299626A1 (en) * | 2012-08-31 | 2018-10-18 | Micron Technology, Inc. | Method of forming photonics structures |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6531331B1 (en) * | 2002-07-16 | 2003-03-11 | Sandia Corporation | Monolithic integration of a MOSFET with a MEMS device |
US7058247B2 (en) * | 2003-12-17 | 2006-06-06 | International Business Machines Corporation | Silicon carrier for optical interconnect modules |
KR100614806B1 (en) * | 2004-10-27 | 2006-08-22 | 삼성전자주식회사 | Transistor with high breakdown voltage and method of manufacturing the same |
JP2006253316A (en) * | 2005-03-09 | 2006-09-21 | Sony Corp | Solid-state image sensing device |
US7525151B2 (en) * | 2006-01-05 | 2009-04-28 | International Rectifier Corporation | Vertical DMOS device in integrated circuit |
GB2442253A (en) | 2006-09-13 | 2008-04-02 | X Fab Uk Ltd | A Semiconductor device |
US20100117153A1 (en) * | 2008-11-07 | 2010-05-13 | Honeywell International Inc. | High voltage soi cmos device and method of manufacture |
US8377772B2 (en) * | 2010-08-17 | 2013-02-19 | Texas Instruments Incorporated | CMOS integration method for optimal IO transistor VT |
US9412736B2 (en) | 2014-06-05 | 2016-08-09 | Globalfoundries Inc. | Embedding semiconductor devices in silicon-on-insulator wafers connected using through silicon vias |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5242841A (en) * | 1992-03-25 | 1993-09-07 | Texas Instruments Incorporated | Method of making LDMOS transistor with self-aligned source/backgate and photo-aligned gate |
US5498554A (en) * | 1994-04-08 | 1996-03-12 | Texas Instruments Incorporated | Method of making extended drain resurf lateral DMOS devices |
US5519247A (en) * | 1992-04-03 | 1996-05-21 | Asea Brown Boveri Ab | Detector circuit with a semiconductor diode operating as a detector and with an amplifier circuit integrated with the diode |
US5933731A (en) * | 1994-09-01 | 1999-08-03 | Kabushiki Kaisha Toshiba | Semiconductor device having gate oxide films having different thicknesses and manufacturing method thereof |
US6090652A (en) * | 1996-12-28 | 2000-07-18 | Hyundai Electronics Industries Co., Ltd. | Method of manufacturing a semiconductor device including implanting threshold voltage adjustment ions |
US6130458A (en) * | 1996-03-28 | 2000-10-10 | Kabushiki Kaisha Toshiba | Power IC having SOI structure |
US6207510B1 (en) * | 1999-01-12 | 2001-03-27 | Lucent Technologies Inc. | Method for making an integrated circuit including high and low voltage transistors |
US6258701B1 (en) * | 1999-01-12 | 2001-07-10 | Stmicroelectronics S,R.L. | Process for forming insulating structures for integrated circuits |
US6444487B1 (en) * | 1998-07-28 | 2002-09-03 | Rosemount Aerospace Inc. | Flexible silicon strain gage |
US6686233B2 (en) * | 2000-11-03 | 2004-02-03 | Telefonaktiebolaget Lm Ericsson | Integration of high voltage self-aligned MOS components |
US6713347B2 (en) * | 1998-11-26 | 2004-03-30 | Stmicroelectronics S.R.L. | Process for integrating in a same chip a non-volatile memory and a high-performance logic circuitry |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3207510A (en) * | 1963-03-27 | 1965-09-21 | Frederick M Gibson | Ski training device |
US4697332A (en) * | 1984-05-25 | 1987-10-06 | Gould Inc. | Method of making tri-well CMOS by self-aligned process |
JP3190057B2 (en) * | 1990-07-02 | 2001-07-16 | 株式会社東芝 | Composite integrated circuit device |
US5417111A (en) * | 1990-08-17 | 1995-05-23 | Analog Devices, Inc. | Monolithic chip containing integrated circuitry and suspended microstructure |
JPH05206146A (en) * | 1992-01-24 | 1993-08-13 | Toshiba Corp | Manufacture of semiconductor device |
US5360987A (en) * | 1993-11-17 | 1994-11-01 | At&T Bell Laboratories | Semiconductor photodiode device with isolation region |
JP3681794B2 (en) * | 1995-08-30 | 2005-08-10 | 富士通株式会社 | Manufacturing method of semiconductor device |
US5963788A (en) * | 1995-09-06 | 1999-10-05 | Sandia Corporation | Method for integrating microelectromechanical devices with electronic circuitry |
JP2816824B2 (en) * | 1995-09-11 | 1998-10-27 | エルジイ・セミコン・カンパニイ・リミテッド | CCD solid-state imaging device |
US5708287A (en) * | 1995-11-29 | 1998-01-13 | Kabushiki Kaisha Toshiba | Power semiconductor device having an active layer |
US6121552A (en) * | 1997-06-13 | 2000-09-19 | The Regents Of The University Of Caliofornia | Microfabricated high aspect ratio device with an electrical isolation trench |
US6111305A (en) * | 1997-10-09 | 2000-08-29 | Nippon Telegraph And Telephone Corporation | P-I-N semiconductor photodetector |
US6214674B1 (en) * | 1998-12-02 | 2001-04-10 | United Microelectronics Corp. | Method of fabricating high voltage device suitable for low voltage device |
US6331873B1 (en) * | 1998-12-03 | 2001-12-18 | Massachusetts Institute Of Technology | High-precision blooming control structure formation for an image sensor |
IT1309087B1 (en) * | 1999-03-29 | 2002-01-16 | Olivetti Lexikon Spa | ALIGNMENT METHOD FOR MULTIPLE COLOR PRINTERS WITH INK JETS WITH INTEGRATED OPTO-ELECTRONIC POSITION DETECTOR. |
US6127213A (en) * | 1999-04-14 | 2000-10-03 | United Microelectronics Corp. | Method for simultaneously forming low voltage and high voltage devices |
US6696707B2 (en) * | 1999-04-23 | 2004-02-24 | Ccp. Clare Corporation | High voltage integrated switching devices on a bonded and trenched silicon substrate |
US6268250B1 (en) * | 1999-05-14 | 2001-07-31 | Micron Technology, Inc. | Efficient fabrication process for dual well type structures |
EP1067600B1 (en) * | 1999-07-06 | 2006-11-02 | ELMOS Semiconductor AG | CMOS compatible SOI process |
US6369426B2 (en) * | 2000-04-27 | 2002-04-09 | Infineon Technologies North America Corp. | Transistor with integrated photodetector for conductivity modulation |
JP4710147B2 (en) * | 2000-06-13 | 2011-06-29 | 株式会社デンソー | Semiconductor pressure sensor |
US6580138B1 (en) * | 2000-08-01 | 2003-06-17 | Hrl Laboratories, Llc | Single crystal, dual wafer, tunneling sensor or switch with silicon on insulator substrate and a method of making same |
AU2001281381A1 (en) * | 2000-08-03 | 2002-02-18 | Analog Devices, Inc. | Bonded wafer optical mems process |
US6546798B1 (en) * | 2001-03-14 | 2003-04-15 | The United States Of America As Represented By The Secretary Of The Navy | Micro-electro-mechanical systems resonant optical gyroscope |
US6861341B2 (en) * | 2002-02-22 | 2005-03-01 | Xerox Corporation | Systems and methods for integration of heterogeneous circuit devices |
US6946371B2 (en) * | 2002-06-10 | 2005-09-20 | Amberwave Systems Corporation | Methods of fabricating semiconductor structures having epitaxially grown source and drain elements |
US6642076B1 (en) * | 2002-10-22 | 2003-11-04 | Taiwan Semiconductor Manufacturing Company | Asymmetrical reset transistor with double-diffused source for CMOS image sensor |
US6750489B1 (en) * | 2002-10-25 | 2004-06-15 | Foveon, Inc. | Isolated high voltage PMOS transistor |
US20040157426A1 (en) * | 2003-02-07 | 2004-08-12 | Luc Ouellet | Fabrication of advanced silicon-based MEMS devices |
JP2006134951A (en) * | 2004-11-02 | 2006-05-25 | Matsushita Electric Ind Co Ltd | Solid state imaging device |
-
2002
- 2002-02-22 US US09/683,857 patent/US6861341B2/en not_active Expired - Fee Related
-
2003
- 2003-02-21 EP EP03003955A patent/EP1339101A3/en not_active Withdrawn
- 2003-02-21 JP JP2003044067A patent/JP2003297948A/en active Pending
- 2003-12-04 US US10/727,692 patent/US7352047B2/en not_active Expired - Fee Related
-
2004
- 2004-11-17 US US10/990,711 patent/US7341930B2/en not_active Expired - Fee Related
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5242841A (en) * | 1992-03-25 | 1993-09-07 | Texas Instruments Incorporated | Method of making LDMOS transistor with self-aligned source/backgate and photo-aligned gate |
US5519247A (en) * | 1992-04-03 | 1996-05-21 | Asea Brown Boveri Ab | Detector circuit with a semiconductor diode operating as a detector and with an amplifier circuit integrated with the diode |
US5498554A (en) * | 1994-04-08 | 1996-03-12 | Texas Instruments Incorporated | Method of making extended drain resurf lateral DMOS devices |
US5933731A (en) * | 1994-09-01 | 1999-08-03 | Kabushiki Kaisha Toshiba | Semiconductor device having gate oxide films having different thicknesses and manufacturing method thereof |
US6130458A (en) * | 1996-03-28 | 2000-10-10 | Kabushiki Kaisha Toshiba | Power IC having SOI structure |
US6090652A (en) * | 1996-12-28 | 2000-07-18 | Hyundai Electronics Industries Co., Ltd. | Method of manufacturing a semiconductor device including implanting threshold voltage adjustment ions |
US6444487B1 (en) * | 1998-07-28 | 2002-09-03 | Rosemount Aerospace Inc. | Flexible silicon strain gage |
US6713347B2 (en) * | 1998-11-26 | 2004-03-30 | Stmicroelectronics S.R.L. | Process for integrating in a same chip a non-volatile memory and a high-performance logic circuitry |
US6207510B1 (en) * | 1999-01-12 | 2001-03-27 | Lucent Technologies Inc. | Method for making an integrated circuit including high and low voltage transistors |
US6258701B1 (en) * | 1999-01-12 | 2001-07-10 | Stmicroelectronics S,R.L. | Process for forming insulating structures for integrated circuits |
US6686233B2 (en) * | 2000-11-03 | 2004-02-03 | Telefonaktiebolaget Lm Ericsson | Integration of high voltage self-aligned MOS components |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050095790A1 (en) * | 2002-02-22 | 2005-05-05 | Xerox Corporation | Systems and methods for integration of heterogeneous circuit devices |
US7341930B2 (en) * | 2002-02-22 | 2008-03-11 | Xerox Corporation | Systems and methods for integration of heterogeneous circuit devices |
US7352047B2 (en) * | 2002-02-22 | 2008-04-01 | Xerox Corporation | Systems and methods for integration of heterogeneous circuit devices |
US20040084745A1 (en) * | 2002-02-22 | 2004-05-06 | Xerox Corporation | Systems and methods for integration of heterogeneous circuit devices |
US20040227183A1 (en) * | 2003-02-06 | 2004-11-18 | Takaaki Negoro | Semiconductor device having DMOS and CMOS on single substrate |
US7242059B2 (en) * | 2003-02-06 | 2007-07-10 | Ricoh Company, Ltd. | Semiconductor device having DMOS and CMOS on single substrate |
DE10343681A1 (en) * | 2003-09-18 | 2005-05-12 | Atmel Germany Gmbh | Semiconductor structure and its use, in particular for limiting overvoltages |
US7009256B2 (en) | 2003-09-18 | 2006-03-07 | Atmel Germany Gmbh | Semiconductor over-voltage protection structure for integrated circuit and for diode |
DE10343681B4 (en) * | 2003-09-18 | 2007-08-09 | Atmel Germany Gmbh | Semiconductor structure and its use, in particular for limiting overvoltages |
US20090102006A1 (en) * | 2004-10-29 | 2009-04-23 | Hiroshi Toshiyoshi | Electrostatic micro actuator, electrostatic microactuator apparatus and driving method of electrostatic micro actuator |
US7825755B2 (en) * | 2004-10-29 | 2010-11-02 | The Foundation For The Promotion Of Industrial Science | Electrostatic micro actuator, electrostatic microactuator apparatus and driving method of electrostatic micro actuator |
US20090102061A1 (en) * | 2005-01-31 | 2009-04-23 | Purdue Research Foundation | Self-Aligned Wafer Level Integration System |
US20070278631A1 (en) * | 2005-01-31 | 2007-12-06 | Hasan Sharifi | Self-aligned wafer level integration system |
US8869390B2 (en) | 2007-10-01 | 2014-10-28 | Innurvation, Inc. | System and method for manufacturing a swallowable sensor device |
US9730336B2 (en) | 2007-10-01 | 2017-08-08 | Innurvation, Inc. | System for manufacturing a swallowable sensor device |
US20150044808A1 (en) * | 2009-07-31 | 2015-02-12 | Macronix International Co., Ltd. | Method of fabricating integrated semiconductor device and structure thereof |
US9302904B2 (en) * | 2009-07-31 | 2016-04-05 | Macronix International Co., Ltd. | Method of fabricating integrated semiconductor device and structure thereof |
US20180299626A1 (en) * | 2012-08-31 | 2018-10-18 | Micron Technology, Inc. | Method of forming photonics structures |
US10761275B2 (en) * | 2012-08-31 | 2020-09-01 | Micron Technology, Inc. | Method of forming photonics structures |
US11402590B2 (en) | 2012-08-31 | 2022-08-02 | Micron Technology, Inc. | Method of forming photonics structures |
US11886019B2 (en) | 2012-08-31 | 2024-01-30 | Micron Technology, Inc. | Method of forming photonics structures |
Also Published As
Publication number | Publication date |
---|---|
US7352047B2 (en) | 2008-04-01 |
JP2003297948A (en) | 2003-10-17 |
EP1339101A3 (en) | 2005-11-30 |
US20050095790A1 (en) | 2005-05-05 |
EP1339101A2 (en) | 2003-08-27 |
US6861341B2 (en) | 2005-03-01 |
US7341930B2 (en) | 2008-03-11 |
US20040084745A1 (en) | 2004-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6861341B2 (en) | Systems and methods for integration of heterogeneous circuit devices | |
US11107884B2 (en) | Sealed cavity structures with a planar surface | |
US6531331B1 (en) | Monolithic integration of a MOSFET with a MEMS device | |
US5047358A (en) | Process for forming high and low voltage CMOS transistors on a single integrated circuit chip | |
US8362577B2 (en) | Resonator including a microelectromechanical system structure with first and second structures of silicon layers | |
US20030094636A1 (en) | Semiconductor device and method of manufacturing same | |
TWI468334B (en) | Method of fabricating integrated semiconductor device and structure thereof | |
US20080081382A1 (en) | Method for reducing layout-dependent variations in semiconductor devices | |
EP0356202B1 (en) | Mosfet and fabrication method | |
US5319235A (en) | Monolithic IC formed of a CCD, CMOS and a bipolar element | |
US7863148B2 (en) | Method for integrating SiGe NPN and vertical PNP devices | |
US7312129B2 (en) | Method for producing two gates controlling the same channel | |
US20080173950A1 (en) | Structure and Method of Fabricating Electrical Structure Having Improved Charge Mobility | |
JP3782962B2 (en) | Method of forming polysilicon-polysilicon capacitor by SiGeBiCMOS integration technique | |
KR20050031397A (en) | Manufacturing method of optical semiconductor integrated circuit device | |
US7553718B2 (en) | Methods, systems and structures for forming semiconductor structures incorporating high-temperature processing steps | |
US5474944A (en) | Process for manufacturing integrated circuit with power field effect transistors | |
US6046078A (en) | Semiconductor device fabrication with reduced masking steps | |
WO1997049131A1 (en) | Semiconductor device with buried conductive silicide layer | |
JPH07273285A (en) | Manufacture of semiconductor device and semiconductor device | |
JPH06163842A (en) | Semiconductor integrated circuit device and its manufacture | |
Bennett et al. | Monolithic integration of a MOSFET with a MEMS device | |
JPH09289324A (en) | Manufacture of semiconductor device | |
KR20010004030A (en) | method of manufacturing semiconductor device | |
JP2011210902A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: XEROX CORPORATION, CONNECTICUT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, JINGKUANG;SU, YI;REEL/FRAME:012416/0410;SIGNING DATES FROM 20020208 TO 20020214 |
|
AS | Assignment |
Owner name: BANK ONE, NA, AS ADMINISTRATIVE AGENT, ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:013111/0001 Effective date: 20020621 Owner name: BANK ONE, NA, AS ADMINISTRATIVE AGENT,ILLINOIS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:013111/0001 Effective date: 20020621 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT, TEXAS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:015134/0476 Effective date: 20030625 Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT,TEXAS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:015134/0476 Effective date: 20030625 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: JP MORGAN CHASE BANK,TEXAS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:016761/0158 Effective date: 20030625 Owner name: JP MORGAN CHASE BANK, TEXAS Free format text: SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:016761/0158 Effective date: 20030625 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
CC | Certificate of correction | ||
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20170301 |
|
AS | Assignment |
Owner name: XEROX CORPORATION, CONNECTICUT Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO BANK ONE, N.A.;REEL/FRAME:061360/0628 Effective date: 20220822 |
|
AS | Assignment |
Owner name: XEROX CORPORATION, CONNECTICUT Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO BANK ONE, N.A.;REEL/FRAME:061388/0388 Effective date: 20220822 Owner name: XEROX CORPORATION, CONNECTICUT Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. AS SUCCESSOR-IN-INTEREST ADMINISTRATIVE AGENT AND COLLATERAL AGENT TO JPMORGAN CHASE BANK;REEL/FRAME:066728/0193 Effective date: 20220822 |