US20010024376A1 - Apparatus for generating high voltage signal - Google Patents

Apparatus for generating high voltage signal Download PDF

Info

Publication number
US20010024376A1
US20010024376A1 US09/726,413 US72641300A US2001024376A1 US 20010024376 A1 US20010024376 A1 US 20010024376A1 US 72641300 A US72641300 A US 72641300A US 2001024376 A1 US2001024376 A1 US 2001024376A1
Authority
US
United States
Prior art keywords
node
coupled
high voltage
drain
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/726,413
Other versions
US6356501B2 (en
Inventor
Hong-June Park
Young-Hee Kim
Young-Sung Han
Kie-Bong Ku
Byung-Joo Kang
Kyung-Won Kim
Jong-Tai Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hyundai Electronics Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyundai Electronics Industries Co Ltd filed Critical Hyundai Electronics Industries Co Ltd
Assigned to HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. reassignment HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HAN, YOUNG-SUNG, KANG, BYUNG-JOO, KIM, KYUNG-WON, KIM, YOUNG-HEE, KU, KIE-BONG, PARK, HONG-JUNE, PARK, JONG-TAI
Publication of US20010024376A1 publication Critical patent/US20010024376A1/en
Application granted granted Critical
Publication of US6356501B2 publication Critical patent/US6356501B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • H02M3/073—Charge pumps of the Schenkel-type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels

Definitions

  • the present invention relates to a semiconductor memory device; and, more particularly, to a high voltage generator for providing a high voltage signal for compensating a threshold voltage loss in a semiconductor memory device.
  • a high voltage generator is used for compensating a voltage loss caused due to threshold voltages of metal oxide semiconductor (MOS) transistors.
  • the high voltage generator supplies a high voltage signal that has a voltage level higher than an external power signal.
  • the high voltage generator are widely used in a word line drive circuit, a bit line isolation circuit, a data output buffer circuit, and the like.
  • FIG. 1 is a block diagram showing a conventional high voltage generator
  • FIG. 2 shows a timing chart of the conventional high generator shown in FIG. 1.
  • a conventional high voltage generator 100 includes a level detection unit 110 , an oscillation unit 130 and a high-voltage charge pump unit 150 .
  • the level detection unit 110 detects a voltage level of a high voltage signal VPP to generate a high voltage enable signal PPEN when the voltage level of the high voltage signal VPP reaches a predetermined target value.
  • the oscillation unit 130 periodically generates an oscillation signal OSC in response to the high voltage enable signal PPEN.
  • the high-voltage charge pump unit 150 performs a pumping operation in response to the oscillation signal OSC to increase a voltage level of the external power signal VEXT, to thereby generate the high voltage signal VPP.
  • the high voltage signal VPP is fed back to the level detection unit 110 .
  • the high-voltage charge pump unit 150 is generally implemented with a plurality of cross-coupled NMOS transistors and a transfer transistor for transferring a voltage level of (VPP+VDD), where VDD is a power potential applied to the pulse generator 100 .
  • VPP+VDD voltage level of (VPP+VDD)
  • a maximum gate potential of the transfer transistor reaches 3 VDD, which corresponds to about (VPP+VDD), so that a reliability related to gate oxide layers and a junction breakdown is deteriorated.
  • an object of the present invention to provide a high voltage generator including a high-voltage charge pump unit, in which reliability related to the gate oxide layers and the junction breakdown is improved by reducing the maximum gate potential of the high-voltage charge pump unit to twice the power potential (2 VDD).
  • a high-voltage charge pump circuit for use in a semiconductor memory device, comprising: a precharge control means for precharging a first and a second nodes to a power potential in response to a first and a second clocks, respectively; a precharge means for precharging a third and a fourth nodes to the power potential in response to voltage levels of the first and second nodes, respectively; a first charge pumping means for bootstrapping the first and the second nodes to twice the power potential in response to the first and the second clocks, respectively; a second charge pumping means for bootstrapping the third and the fourth bootstrapping nodes to twice the power potential in response to a third and a fourth clocks; and a transfer means for transferring voltage level of the third and the fourth nodes to an exterior in response to voltage levels of the fourth and the third nodes, respectively.
  • a high voltage generator for providing a high voltage signal for use in a semiconductor memory device, comprising: a level detection means for detecting a voltage level of the high voltage signal to generate a high voltage enable signal when the voltage level of the high voltage signal reaches a predetermined target value; an oscillation means, in response to the high voltage enable signal, for generating a plurality of clocks, the clocks including a first to a fourth clocks; a high-voltage charge pump means, in response to the clocks, for increasing a voltage level of an external power signal to generate the high voltage signal to a high voltage node; and a power-on precharging means, in response to a control signal, for initializing the high voltage node to a predetermined level.
  • FIG. 1 is a block diagram showing a conventional high voltage generator
  • FIG. 2 shows a timing chart of the conventional high generator shown in FIG. 1;
  • FIG. 3 is a block diagram illustrating a high voltage generator in accordance with an embodiment of the present invention.
  • FIG. 4 is a circuit diagram illustrating a high-voltage charge pump unit shown in FIG. 3;
  • FIG. 5 is a table illustrating each voltage level of bootstrapping nodes in the high-voltage charge pump unit shown in FIG. 4 according to clocks;
  • FIG. 6 is a timing chart of each bootstrapping node in FIG. 4.
  • FIG. 7 is a circuit diagram illustrating a power-on precharge unit shown in FIG. 3.
  • FIG. 3 is a block diagram illustrating a high voltage generator in accordance with the present invention.
  • the high voltage generator 300 in accordance with the present invention includes a level detection unit 310 , an oscillation unit 320 , a high-voltage charge pump unit 330 and a power-on precharge unit 340 .
  • the level detection unit 310 detects a voltage level of a high voltage signal VPP to generate a high voltage enable signal PPEN when the voltage level of the high voltage signal VPP reaches a predetermined target value.
  • the oscillation unit 320 periodically generates an oscillation signal OSC in response to the high voltage enable signal PPEN.
  • the oscillation signal OSC includes a first to a fourth clocks.
  • the high-voltage charge pump unit 330 performs a pumping operation in response to the oscillation signal OSC to increase a voltage level of the external power signal VEXT to thereby generate the high voltage signal VPP to a high voltage node NP.
  • the high voltage signal VPP is fed back to the level detection unit 310 .
  • the power-on precharge unit 340 initializes the high voltage node NP to a predetermined voltage level in response to a power-on signal/PWRON, which is activated when a power applied to the high voltage generator 300 is on. That is, before the high-voltage charge pump unit 330 performs the pumping operation, the high voltage node NP is initialized to a voltage of (VEXT ⁇ VTH), where VTH is a threshold voltage of NMOS transistors contained in the high-voltage charge pump unit 330 .
  • FIG. 4 is a circuit diagram illustrating the high-voltage charge pump unit 330 shown in FIG. 3.
  • the high-voltage charge pump unit 330 includes a precharge control block 410 , a precharge block 420 , a first charge pump block 430 , a second charge pump block 440 and a transfer block 450 .
  • the precharge control block 410 precharges a first and a second bootstrapping nodes N 41 and N 42 to a power potential VDD when a first and a second clocks CLK 41 and CLK 42 are the power potential VDD.
  • the precharge block 420 precharges a third and a fourth bootstrapping nodes N 43 and N 44 to the power potential VDD in response to voltage levels of the first and the second bootstrapping nodes N 41 and N 42 .
  • the first charge pump block 430 bootstraps the first and the second bootstrapping nodes N 41 and N 42 to a voltage level of 2 VDD in response to the first and the second clocks CLK 41 and CLK 42 .
  • the second charge pump block 440 bootstraps the third and the fourth bootstrapping nodes N 43 and N 44 to a voltage level of 2 VDD in response to a third and a fourth clock CLK 43 and CLK 44 .
  • the transfer block 450 transfers each voltage level of the third and the fourth bootstrapping nodes N 43 and N 44 to the high voltage node NP in response to each voltage level of the fourth and the third bootstrapping nodes N 44 and N 43 , respectively.
  • the precharge control block 410 includes: a PMOS transistor MP 43 having a source coupled to the power potential VDD and a gate coupled to a fifth bootstrapping node N 45 ; a PMOS transistor MP 45 having a source coupled to a drain of the PMOS transistor MP 43 , a drain coupled to the fifth bootstrapping node N 45 and a gate receiving the first clock CLK 41 ; an NMOS transistor MN 47 having a drain coupled to the drain of the PMOS transistor MP 45 , a source coupled to a ground potential GND and a gate receiving the first clock CLK 41 ; a PMOS transistor MP 44 having a source coupled to the power potential VDD and a gate coupled to a sixth bootstrapping node N 46 ; a PMOS transistor MP 46 having a source coupled to a drain of the PMOS transistor MP 44 , a drain coupled to the sixth bootstrapping node N 46 and a gate receiving the second clock CLK 42 ; and an NMOS transistor MN 48 having a drain coupled to the drain
  • the PMOS transistor MP 45 transfers a voltage level of the second bootstrapping node N 42 to the fifth bootstrapping node N 45 .
  • the fifth bootstrapping node N 45 is set to the ground potential through the NMOS transistor MN 47 .
  • the PMOS transistor MP 46 transfers a voltage level of the first bootstrapping node N 41 to the sixth bootstrapping node N 46 .
  • the sixth bootstrapping node N 46 is set to the ground potential through the NMOS transistor MN 48 .
  • the precharge block 420 includes an NMOS transistor MN 45 , coupled between the power potential VDD and the third bootstrapping node N 43 , whose gate receives a voltage level of the first bootstrapping node N 41 , and an NMOS transistor MN 46 , coupled between the power potential VDD and the fourth bootstrapping node N 44 , whose gate receives a voltage level of the second bootstrapping node N 42 .
  • the first charge pump block 430 includes an NMOS transistor MN 41 having a drain and a source receiving the first clock CLK 41 and a gate coupled to the first bootstrapping node N 41 , and an NMOS transistor MN 42 having a drain and a source receiving the second clock CLK 42 and a gate coupled to the second bootstrapping node N 42 .
  • the second charge pump block 440 includes an NMOS transistor MN 43 having a drain and a source receiving the third clock CLK 43 and a gate coupled to the third bootstrapping node N 43 , and an NMOS transistor MN 44 having a drain and a source receiving the fourth clock CLK 44 and a gate coupled to the fourth bootstrapping node N 44 .
  • the transfer block 450 includes a PMOS transistor MP 41 , coupled between the third bootstrapping node N 43 and the high voltage node NP, whose gate receives a voltage level of the fourth bootstrapping node N 44 , and a PMOS transistor MP 42 , coupled between the fourth bootstrapping node N 44 and the high voltage node NP, whose gate receives a voltage level of the third bootstrapping node N 43 .
  • the second clock CLK 42 and the third clock CLK 43 has the same phase except for non-overlapping times, and the first clock CLK 41 and the fourth clock CLK 44 has the same phase.
  • FIG. 5 is a table illustrating each voltage level of the bootstrapping nodes N 41 to N 46 in the high-voltage charge pump unit 330 , shown in FIG. 4, according to the clocks CLK 41 to CLK 44
  • FIG. 6 is a timing chart of each bootstrapping node in FIG. 4.
  • steady-state voltages of the first and second bootstrapping nodes N 41 and N 42 swing in a range of VDD to 2 VDD by the precharge control block 410 . Therefore, while the maximum gate potential of NMOS transistor in the prior art is (VPP+2 VDD), the maximum gate potential of the NMOS transistors MN 45 and MN 46 according to the present invention is 2 VDD with respect to P-substrate.
  • the voltage levels of the first to the fourth clocks CLK 41 , CLK 42 , CLK 43 and CLK 44 are VDD, 0V, 0V and VDD, respectively. Since the voltage levels of the first and the second bootstrapping nodes N 41 and N 42 are VDD and 2 VDD, respectively, the fourth bootstrapping node N 44 is precharged to VDD through the NMOS transistor MN 46 , and the NMOS transistor MN 45 is turned off.
  • the voltage levels of the third and the fourth bootstrapping nodes N 43 and N 44 become VPP and VDD respectively, and positive pumping charges of the third bootstrapping node N 43 are fully transferred to the high voltage node NP through the PMOS transistor MP 41 .
  • the charge pumping occurs twice in one cycle time as shown in FIG. 6. This is called two-phase charge pumping.
  • the NMOS transistor MN 45 must be turned on when a potential applied to the gate of the NMOS transistor MN 45 is 2 VDD. Since a potential applied to the source of the NMOS transistor MN 45 is VDD, a potential between the gate and the source must be greater than the threshold voltage of the NMOS transistor MN 45 .
  • FIG. 7 is a circuit diagram illustrating the power-on precharge unit 340 shown in FIG. 3.
  • the power-on precharge unit 340 includes: a PMOS transistor MP 71 coupled between the power potential and the high voltage node Np; a PMOS transistor MP 72 having a source coupled to a drain of the PMOS transistor MP 71 and a gate receiving the power-on signal/PWRON; and an NMOS transistor MN 71 having a drain coupled to a drain of the PMOS transistor MP 72 , a source coupled to the ground potential GND and a gate receiving the power-on signal/PWRON. Furthermore, a gate of the PMOS transistor MP 71 is coupled to the drain of the NMOS transistor MN 71 .
  • the power-on precharge unit 340 precharges the high voltage node NP to the power potential VDD.
  • the NMOS transistor MN 71 is turned off. Also, the PMOS transistor MP 72 is turned on and the PMOS transistor MP 71 is turned off. As a result, the high voltage node NP is increased toward the target value by the high-voltage charge pump unit 330 .
  • the high voltage node is precharged by the power potential VDD, thereby reducing a setting time of the high voltage signal.

Abstract

A high voltage generator provides a high voltage signal for compensating a threshold voltage loss in a semiconductor memory device. The high voltage generator includes: a level detection unit for detecting a voltage level of the high voltage signal to generate a high voltage enable signal when the voltage level of the high voltage signal reaches a predetermined target value; an oscillation unit, in response to the high voltage enable signal, for generating a plurality of clocks, the clocks including a first to a fourth clocks; a high-voltage charge pump unit, in response to the clocks, for increasing a voltage level of an external power signal to generate the high voltage signal to a high voltage node; and a power-on precharging unit, in response to a control signal, for initializing the high voltage node to a predetermined level.

Description

    FIELD OF THE INVENTION
  • The present invention relates to a semiconductor memory device; and, more particularly, to a high voltage generator for providing a high voltage signal for compensating a threshold voltage loss in a semiconductor memory device. [0001]
    • DESCRIPTION OF THE PRIOR ART
  • In a typical semiconductor memory device, a high voltage generator is used for compensating a voltage loss caused due to threshold voltages of metal oxide semiconductor (MOS) transistors. The high voltage generator supplies a high voltage signal that has a voltage level higher than an external power signal. [0002]
  • Since the high voltage signal can compensates for the threshold voltage loss, the high voltage generator are widely used in a word line drive circuit, a bit line isolation circuit, a data output buffer circuit, and the like. [0003]
  • FIG. 1 is a block diagram showing a conventional high voltage generator, and FIG. 2 shows a timing chart of the conventional high generator shown in FIG. 1. [0004]
  • Referring to FIGS. 1 and 2, a conventional [0005] high voltage generator 100 includes a level detection unit 110, an oscillation unit 130 and a high-voltage charge pump unit 150.
  • The [0006] level detection unit 110 detects a voltage level of a high voltage signal VPP to generate a high voltage enable signal PPEN when the voltage level of the high voltage signal VPP reaches a predetermined target value.
  • The [0007] oscillation unit 130 periodically generates an oscillation signal OSC in response to the high voltage enable signal PPEN.
  • The high-voltage [0008] charge pump unit 150 performs a pumping operation in response to the oscillation signal OSC to increase a voltage level of the external power signal VEXT, to thereby generate the high voltage signal VPP. Here, the high voltage signal VPP is fed back to the level detection unit 110.
  • At this time, the high-voltage [0009] charge pump unit 150 is generally implemented with a plurality of cross-coupled NMOS transistors and a transfer transistor for transferring a voltage level of (VPP+VDD), where VDD is a power potential applied to the pulse generator 100. However, a maximum gate potential of the transfer transistor reaches 3 VDD, which corresponds to about (VPP+VDD), so that a reliability related to gate oxide layers and a junction breakdown is deteriorated.
    • SUMMARY OF THE INVENTION
  • It is, therefore, an object of the present invention to provide a high voltage generator including a high-voltage charge pump unit, in which reliability related to the gate oxide layers and the junction breakdown is improved by reducing the maximum gate potential of the high-voltage charge pump unit to twice the power potential (2 VDD). [0010]
  • In accordance with an aspect of the present invention, there is provided a high-voltage charge pump circuit for use in a semiconductor memory device, comprising: a precharge control means for precharging a first and a second nodes to a power potential in response to a first and a second clocks, respectively; a precharge means for precharging a third and a fourth nodes to the power potential in response to voltage levels of the first and second nodes, respectively; a first charge pumping means for bootstrapping the first and the second nodes to twice the power potential in response to the first and the second clocks, respectively; a second charge pumping means for bootstrapping the third and the fourth bootstrapping nodes to twice the power potential in response to a third and a fourth clocks; and a transfer means for transferring voltage level of the third and the fourth nodes to an exterior in response to voltage levels of the fourth and the third nodes, respectively. [0011]
  • In accordance with another aspect of the present invention, there is provided a high voltage generator for providing a high voltage signal for use in a semiconductor memory device, comprising: a level detection means for detecting a voltage level of the high voltage signal to generate a high voltage enable signal when the voltage level of the high voltage signal reaches a predetermined target value; an oscillation means, in response to the high voltage enable signal, for generating a plurality of clocks, the clocks including a first to a fourth clocks; a high-voltage charge pump means, in response to the clocks, for increasing a voltage level of an external power signal to generate the high voltage signal to a high voltage node; and a power-on precharging means, in response to a control signal, for initializing the high voltage node to a predetermined level.[0012]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Other objects and aspects of the invention will become apparent from the following description of the embodiments with reference to the accompanying drawings, in which: [0013]
  • FIG. 1 is a block diagram showing a conventional high voltage generator; [0014]
  • FIG. 2 shows a timing chart of the conventional high generator shown in FIG. 1; [0015]
  • FIG. 3 is a block diagram illustrating a high voltage generator in accordance with an embodiment of the present invention; [0016]
  • FIG. 4 is a circuit diagram illustrating a high-voltage charge pump unit shown in FIG. 3; [0017]
  • FIG. 5 is a table illustrating each voltage level of bootstrapping nodes in the high-voltage charge pump unit shown in FIG. 4 according to clocks; [0018]
  • FIG. 6 is a timing chart of each bootstrapping node in FIG. 4; and [0019]
  • FIG. 7 is a circuit diagram illustrating a power-on precharge unit shown in FIG. 3.[0020]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIG. 3 is a block diagram illustrating a high voltage generator in accordance with the present invention. [0021]
  • Referring to FIG. 3, the [0022] high voltage generator 300 in accordance with the present invention includes a level detection unit 310, an oscillation unit 320, a high-voltage charge pump unit 330 and a power-on precharge unit 340.
  • The [0023] level detection unit 310 detects a voltage level of a high voltage signal VPP to generate a high voltage enable signal PPEN when the voltage level of the high voltage signal VPP reaches a predetermined target value.
  • The [0024] oscillation unit 320 periodically generates an oscillation signal OSC in response to the high voltage enable signal PPEN. The oscillation signal OSC includes a first to a fourth clocks.
  • The high-voltage [0025] charge pump unit 330 performs a pumping operation in response to the oscillation signal OSC to increase a voltage level of the external power signal VEXT to thereby generate the high voltage signal VPP to a high voltage node NP. Here, the high voltage signal VPP is fed back to the level detection unit 310.
  • The power-on [0026] precharge unit 340 initializes the high voltage node NP to a predetermined voltage level in response to a power-on signal/PWRON, which is activated when a power applied to the high voltage generator 300 is on. That is, before the high-voltage charge pump unit 330 performs the pumping operation, the high voltage node NP is initialized to a voltage of (VEXT−VTH), where VTH is a threshold voltage of NMOS transistors contained in the high-voltage charge pump unit 330.
  • FIG. 4 is a circuit diagram illustrating the high-voltage [0027] charge pump unit 330 shown in FIG. 3.
  • Referring to FIG. 4, the high-voltage [0028] charge pump unit 330 includes a precharge control block 410, a precharge block 420, a first charge pump block 430, a second charge pump block 440 and a transfer block 450.
  • The [0029] precharge control block 410 precharges a first and a second bootstrapping nodes N41 and N42 to a power potential VDD when a first and a second clocks CLK41 and CLK42 are the power potential VDD.
  • The [0030] precharge block 420 precharges a third and a fourth bootstrapping nodes N43 and N44 to the power potential VDD in response to voltage levels of the first and the second bootstrapping nodes N41 and N42.
  • The first [0031] charge pump block 430 bootstraps the first and the second bootstrapping nodes N41 and N42 to a voltage level of 2 VDD in response to the first and the second clocks CLK41 and CLK42.
  • The second [0032] charge pump block 440 bootstraps the third and the fourth bootstrapping nodes N43 and N44 to a voltage level of 2 VDD in response to a third and a fourth clock CLK43 and CLK44.
  • The transfer block [0033] 450 transfers each voltage level of the third and the fourth bootstrapping nodes N43 and N44 to the high voltage node NP in response to each voltage level of the fourth and the third bootstrapping nodes N44 and N43, respectively.
  • The [0034] precharge control block 410 includes: a PMOS transistor MP43 having a source coupled to the power potential VDD and a gate coupled to a fifth bootstrapping node N45; a PMOS transistor MP45 having a source coupled to a drain of the PMOS transistor MP43, a drain coupled to the fifth bootstrapping node N45 and a gate receiving the first clock CLK41; an NMOS transistor MN47 having a drain coupled to the drain of the PMOS transistor MP45, a source coupled to a ground potential GND and a gate receiving the first clock CLK41; a PMOS transistor MP44 having a source coupled to the power potential VDD and a gate coupled to a sixth bootstrapping node N46; a PMOS transistor MP46 having a source coupled to a drain of the PMOS transistor MP44, a drain coupled to the sixth bootstrapping node N46 and a gate receiving the second clock CLK42; and an NMOS transistor MN48 having a drain coupled to the drain of the PMOS transistor MP46, a source coupled to the ground potential GND and a gate receiving the second clock CLK42.
  • In the [0035] precharge control block 410, when the first clock CLK41 is a low level, the PMOS transistor MP45 transfers a voltage level of the second bootstrapping node N42 to the fifth bootstrapping node N45. When the first clock CLK41 is a high level, the fifth bootstrapping node N45 is set to the ground potential through the NMOS transistor MN47. In similar manner, when the second clock CLK42 is a low level, the PMOS transistor MP46 transfers a voltage level of the first bootstrapping node N41 to the sixth bootstrapping node N46. When the second clock CLK42 is a high level, the sixth bootstrapping node N46 is set to the ground potential through the NMOS transistor MN48.
  • The [0036] precharge block 420 includes an NMOS transistor MN45, coupled between the power potential VDD and the third bootstrapping node N43, whose gate receives a voltage level of the first bootstrapping node N41, and an NMOS transistor MN46, coupled between the power potential VDD and the fourth bootstrapping node N44, whose gate receives a voltage level of the second bootstrapping node N42.
  • The first [0037] charge pump block 430 includes an NMOS transistor MN41 having a drain and a source receiving the first clock CLK41 and a gate coupled to the first bootstrapping node N41, and an NMOS transistor MN42 having a drain and a source receiving the second clock CLK42 and a gate coupled to the second bootstrapping node N42.
  • The second [0038] charge pump block 440 includes an NMOS transistor MN43 having a drain and a source receiving the third clock CLK43 and a gate coupled to the third bootstrapping node N43, and an NMOS transistor MN44 having a drain and a source receiving the fourth clock CLK44 and a gate coupled to the fourth bootstrapping node N44.
  • The transfer block [0039] 450 includes a PMOS transistor MP41, coupled between the third bootstrapping node N43 and the high voltage node NP, whose gate receives a voltage level of the fourth bootstrapping node N44, and a PMOS transistor MP42, coupled between the fourth bootstrapping node N44 and the high voltage node NP, whose gate receives a voltage level of the third bootstrapping node N43.
  • At this time, the second clock CLK[0040] 42 and the third clock CLK43 has the same phase except for non-overlapping times, and the first clock CLK41 and the fourth clock CLK44 has the same phase.
  • FIG. 5 is a table illustrating each voltage level of the bootstrapping nodes N[0041] 41 to N46 in the high-voltage charge pump unit 330, shown in FIG. 4, according to the clocks CLK41 to CLK44, and FIG. 6 is a timing chart of each bootstrapping node in FIG. 4.
  • Referring to FIGS. 5 and 6, steady-state voltages of the first and second bootstrapping nodes N[0042] 41 and N42 swing in a range of VDD to 2 VDD by the precharge control block 410. Therefore, while the maximum gate potential of NMOS transistor in the prior art is (VPP+2 VDD), the maximum gate potential of the NMOS transistors MN45 and MN46 according to the present invention is 2 VDD with respect to P-substrate.
  • During a time period denoted by t[0043] 1 in FIG. 6, positive pumping charges of the fourth bootstrapping node N44 are transferred to the high voltage node NP through the PMOS transistor MP42.
  • Also, during a time period denoted by t[0044] 5 in FIG. 6, the voltage levels of the first to the fourth clocks CLK41, CLK42, CLK43 and CLK44 are VDD, 0V, 0V and VDD, respectively. Since the voltage levels of the first and the second bootstrapping nodes N41 and N42 are VDD and 2 VDD, respectively, the fourth bootstrapping node N44 is precharged to VDD through the NMOS transistor MN46, and the NMOS transistor MN45 is turned off.
  • As a result, the voltage levels of the third and the fourth bootstrapping nodes N[0045] 43 and N44 become VPP and VDD respectively, and positive pumping charges of the third bootstrapping node N43 are fully transferred to the high voltage node NP through the PMOS transistor MP41.
  • Therefore, the charge pumping occurs twice in one cycle time as shown in FIG. 6. This is called two-phase charge pumping. [0046]
  • For obtaining a proper operation of the high-voltage [0047] charge pump unit 330, the NMOS transistor MN45 must be turned on when a potential applied to the gate of the NMOS transistor MN45 is 2 VDD. Since a potential applied to the source of the NMOS transistor MN45 is VDD, a potential between the gate and the source must be greater than the threshold voltage of the NMOS transistor MN45.
  • FIG. 7 is a circuit diagram illustrating the power-on [0048] precharge unit 340 shown in FIG. 3.
  • Referring to FIG. 7, the power-on [0049] precharge unit 340 includes: a PMOS transistor MP71 coupled between the power potential and the high voltage node Np; a PMOS transistor MP72 having a source coupled to a drain of the PMOS transistor MP71 and a gate receiving the power-on signal/PWRON; and an NMOS transistor MN71 having a drain coupled to a drain of the PMOS transistor MP72, a source coupled to the ground potential GND and a gate receiving the power-on signal/PWRON. Furthermore, a gate of the PMOS transistor MP71 is coupled to the drain of the NMOS transistor MN71.
  • During a power-on period, i.e., when the power-on signal/PWRON remains at the power potential VDD, the PMOS transistor MP[0050] 72 is turned off, and the NMOS transistor MN71 and the PMOS transistor MP71 are turned on. As a result, the power-on precharge unit 340 precharges the high voltage node NP to the power potential VDD.
  • Then, when the power-on signal/PWRON is changed to 0V, the NMOS transistor MN[0051] 71 is turned off. Also, the PMOS transistor MP72 is turned on and the PMOS transistor MP71 is turned off. As a result, the high voltage node NP is increased toward the target value by the high-voltage charge pump unit 330.
  • As described above, by reducing the maximum gate potential of the high-voltage charge pump unit to 2 VDD, the reliability related to the gate oxide and the breakdown of the junction diodes is improved. Additionally, instead of (VDD−VTH), the high voltage node is precharged by the power potential VDD, thereby reducing a setting time of the high voltage signal. [0052]
  • Although the preferred embodiments of the invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims. [0053]

Claims (19)

What is claimed is:
1. A high-voltage charge pump circuit for use in a semiconductor memory device, comprising:
a precharge control means for precharging a first and a second nodes to a power potential in response to a first and a second clocks, respectively;
a precharge means for precharging a third and a fourth nodes to the power potential in response to voltage levels of the first and second nodes, respectively;
a first charge pumping means for bootstrapping the first and the second nodes to twice the power potential in response to the first and the second clocks, respectively;
a second charge pumping means for bootstrapping the third and the fourth bootstrapping nodes to twice the power potential in response to a third and a fourth clocks; and
a transfer means for transferring voltage level of the third and the fourth nodes to an exterior in response to voltage levels of the fourth and the third nodes, respectively.
2. The high-voltage charge pump circuit as recited in
claim 1
, wherein the first clock has the same phase as the fourth clock.
3. The high-voltage charge pump circuit as recited in
claim 2
, wherein the second clock has the same phase as the third clock.
4. The high-voltage charge pump circuit as recited in
claim 3
, wherein the precharge control means includes:
a first PMOS transistor having a source coupled to the power potential and a gate coupled to a fifth node;
a second PMOS transistor having a source coupled to a drain of the first PMOS transistor, a drain coupled to the fifth node and a gate receiving the first clock;
a first NMOS transistor having a drain coupled to the drain of the second PMOS transistor, a source coupled to a ground potential and a gate receiving the first clock;
a third PMOS transistor having a source coupled to the power potential and a gate coupled to a sixth node;
a fourth PMOS transistor having a source coupled to a drain of the third PMOS transistor, a drain coupled to the sixth node and a gate receiving the second clock; and
a second NMOS transistor having a drain coupled to the drain of the fourth PMOS transistor, a source coupled to the ground potential and a gate receiving the second clock.
5. The high-voltage charge pump circuit as recited in
claim 3
, wherein the precharge means includes:
a first NMOS transistor, coupled between the power potential and the third node, whose gate receives a voltage level of the first node; and
a second NMOS transistor, coupled between the power potential and the fourth node, whose gate receives a voltage level of the second node.
6. The high-voltage charge pump circuit as recited in
claim 3
, wherein the first charge pumping means includes:
a first NMOS transistor having a drain and a source receiving the first clock and a gate coupled to the first node; and
a second NMOS transistor having a drain and a source receiving the second clock and a gate coupled to the second node.
7. The high-voltage charge pump circuit as recited in
claim 3
, wherein the second charge pumping means includes:
a first NMOS transistor having a drain and a source receiving the third clock and a gate coupled to the third node; and
a second NMOS transistor having a drain and a source receiving the fourth clock and a gate coupled to the fourth node.
8. The high-voltage charge pump circuit as recited in
claim 3
, wherein the transfer means includes:
a first PMOS transistor, coupled between the third node and a high voltage node, whose gate receives a voltage level of the fourth node; and
a second PMOS transistor, coupled between the fourth node and the high voltage node, whose gate receives a voltage level of the third node.
9. A high voltage generator for providing a high voltage signal for use in a semiconductor memory device, comprising:
a level detection means for detecting a voltage level of the high voltage signal to generate a high voltage enable signal when the voltage level of the high voltage signal reaches a predetermined target value;
an oscillation means, in response to the high voltage enable signal, for generating a plurality of clocks, the clocks including a first to a fourth clocks;
a high-voltage charge pump means, in response to the clocks, for increasing a voltage level of an external power signal to generate the high voltage signal to a high voltage node; and
a power-on precharging means, in response to a control signal, for initializing the high voltage node to a predetermined level.
10. The high voltage generator as recited in
claim 9
, wherein the control signal is a power-on signal activated when a power applied to the high voltage generator is on.
11. The high voltage generator as recited in
claim 10
, wherein the power-on precharging means includes:
a first PMOS transistor having a source coupled to the high voltage node and a gate receiving the power-on signal;
an NMOS transistor having a drain coupled to a drain of the first PMOS transistor, a source coupled to a ground potential and a gate receiving the power-on signal; and
a second PMOS transistor coupled between a power potential and the high voltage node, whose gate is coupled to the drain of the NMOS transistor.
12. The high voltage generator as recited in
claim 9
, wherein the high-voltage charge pump means includes:
a precharge control means for precharging a first and a second nodes to a power potential in response to the first and the second clocks, respectively;
a precharge means for precharging a third and a fourth nodes to the power potential in response to voltage levels of the first and second nodes, respectively;
a first charge pumping means for bootstrapping the first and the second nodes to twice the power potential in response to the first and the second clocks, respectively;
a second charge pumping means for bootstrapping the third and the fourth bootstrapping nodes to twice the power potential in response to the third and the fourth clocks; and
a transfer means for transferring voltage level of the third and the fourth nodes to an exterior in response to voltage levels of the fourth and the third nodes, respectively.
13. The high voltage generator as recited in
claim 12
, wherein the first clock has the same phase as the fourth clock.
14. The high voltage generator as recited in
claim 13
, wherein the second clock has the same phase as the third clock.
15. The high voltage generator as recited in
claim 14
, wherein the precharge control means includes:
a first PMOS transistor having a source coupled to the power potential and a gate coupled to a fifth node;
a second PMOS transistor having a source coupled to a drain of the first PMOS transistor, a drain coupled to the fifth node and a gate receiving the first clock;
a first NMOS transistor having a drain coupled to the drain of the second PMOS transistor, a source coupled to a ground potential and a gate receiving the first clock;
a third PMOS transistor having a source coupled to the power potential and a gate coupled to a sixth node;
a fourth PMOS transistor having a source coupled to a drain of the third PMOS transistor, a drain coupled to the sixth node and a gate receiving the second clock; and
a second NMOS transistor having a drain coupled to the drain of the fourth PMOS transistor, a source coupled to the ground potential and a gate receiving the second clock.
16. The high voltage generator as recited in
claim 14
, wherein the precharge means includes:
a first NMOS transistor, coupled between the power potential and the third node, whose gate receives a voltage level of the first node; and
a second NMOS transistor, coupled between the power potential and the fourth node, whose gate receives a voltage level of the second node.
17. The high voltage generator as recited in
claim 14
, wherein the first charge pumping means includes:
a first NMOS transistor having a drain and a source receiving the first clock and a gate coupled to the first node; and
a second NMOS transistor having a drain and a source receiving the second clock and a gate coupled to the second node.
18. The high voltage generator as recited in
claim 14
, wherein the second charge pumping means includes:
a first NMOS transistor having a drain and a source receiving the third clock and a gate coupled to the third node; and
a second NMOS transistor having a drain and a source receiving the fourth clock and a gate coupled to the fourth node.
19. The high voltage generator as recited in
claim 14
, wherein the transfer means includes:
a first PMOS transistor, coupled between the third node and a high voltage node, whose gate receives a voltage level of the fourth node; and
a second PMOS transistor, coupled between the fourth node and the high voltage node, whose gate receives a voltage level of the third node.
US09/726,413 1999-12-02 2000-12-01 Apparatus for generating high voltage signal Expired - Lifetime US6356501B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR1019990054393A KR100340866B1 (en) 1999-12-02 1999-12-02 Boosted voltage generator
KR99-54393 1999-12-02
KR1999-54393 1999-12-02

Publications (2)

Publication Number Publication Date
US20010024376A1 true US20010024376A1 (en) 2001-09-27
US6356501B2 US6356501B2 (en) 2002-03-12

Family

ID=19623136

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/726,413 Expired - Lifetime US6356501B2 (en) 1999-12-02 2000-12-01 Apparatus for generating high voltage signal

Country Status (3)

Country Link
US (1) US6356501B2 (en)
JP (3) JP2001202783A (en)
KR (1) KR100340866B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100253418A1 (en) * 2009-04-01 2010-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. Charge pump circuits, systems, and operational methods thereof
US10020041B1 (en) * 2017-05-23 2018-07-10 Everspin Technologies, Inc. Self-referenced sense amplifier with precharge
CN109245755A (en) * 2017-07-10 2019-01-18 北京兆易创新科技股份有限公司 A kind of high pressure logic circuit

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6356469B1 (en) * 2000-09-14 2002-03-12 Fairchild Semiconductor Corporation Low voltage charge pump employing optimized clock amplitudes
JP2003168288A (en) * 2001-11-29 2003-06-13 Nec Microsystems Ltd Semiconductor boosting circuit, and boosting power source device
KR100404001B1 (en) * 2001-12-29 2003-11-05 주식회사 하이닉스반도체 Charge pump circuit
KR100542708B1 (en) * 2003-05-28 2006-01-11 주식회사 하이닉스반도체 High voltage generator
KR100576924B1 (en) * 2004-04-20 2006-05-03 주식회사 하이닉스반도체 high voltage generation circuit
KR100642631B1 (en) * 2004-12-06 2006-11-10 삼성전자주식회사 Voltage generator and semiconductor memory device comprising the same
KR100689828B1 (en) * 2005-01-24 2007-03-08 삼성전자주식회사 High voltage generating circuit and method and semiconductor memory device comprising the same
US7595682B2 (en) * 2005-02-24 2009-09-29 Macronix International Co., Ltd. Multi-stage charge pump without threshold drop with frequency modulation between embedded mode operations
KR100727440B1 (en) * 2005-03-31 2007-06-13 주식회사 하이닉스반도체 Internal voltage generator
TWI358884B (en) * 2008-06-13 2012-02-21 Green Solution Tech Co Ltd Dc/dc converter circuit and charge pump controller
KR101447917B1 (en) 2008-08-01 2014-10-14 삼성전자주식회사 Semiconductor device for pumping charge
US9994741B2 (en) 2015-12-13 2018-06-12 International Business Machines Corporation Enhanced adhesive materials and processes for 3D applications

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930008876B1 (en) * 1990-08-17 1993-09-16 현대전자산업 주식회사 High voltage generating circuit of semicondcutor device
US5126590A (en) * 1991-06-17 1992-06-30 Micron Technology, Inc. High efficiency charge pump
JP3380823B2 (en) * 1994-06-23 2003-02-24 三菱電機エンジニアリング株式会社 Semiconductor storage device
JP3488587B2 (en) * 1997-01-09 2004-01-19 株式会社東芝 Boost circuit and IC card having the same
JPH10247386A (en) * 1997-03-03 1998-09-14 Mitsubishi Electric Corp Boosting potential supply circuit, and semiconductor memory
KR100280434B1 (en) * 1998-01-23 2001-03-02 김영환 High voltage generation circuit

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100253418A1 (en) * 2009-04-01 2010-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. Charge pump circuits, systems, and operational methods thereof
US8154333B2 (en) * 2009-04-01 2012-04-10 Taiwan Semiconductor Manufacturing Company, Ltd. Charge pump circuits, systems, and operational methods thereof
US8378737B2 (en) 2009-04-01 2013-02-19 Taiwan Semiconductor Manufacturing Company, Ltd. Charge pump circuits, systems, and operational methods thereof
US10020041B1 (en) * 2017-05-23 2018-07-10 Everspin Technologies, Inc. Self-referenced sense amplifier with precharge
US10475497B2 (en) 2017-05-23 2019-11-12 Everspin Technologies, Inc. Self-referenced sense amplifier with precharge
CN109245755A (en) * 2017-07-10 2019-01-18 北京兆易创新科技股份有限公司 A kind of high pressure logic circuit

Also Published As

Publication number Publication date
JP2001202783A (en) 2001-07-27
KR100340866B1 (en) 2002-06-20
JP2010226953A (en) 2010-10-07
KR20010053853A (en) 2001-07-02
US6356501B2 (en) 2002-03-12
JP2010045413A (en) 2010-02-25

Similar Documents

Publication Publication Date Title
US6356501B2 (en) Apparatus for generating high voltage signal
US6018264A (en) Pumping circuit with amplitude limited to prevent an over pumping for semiconductor device
US7098725B2 (en) Multi stage voltage pump circuit
US7408817B2 (en) Voltage generating circuit, semiconductor memory device comprising the same, and voltage generating method
US7282987B2 (en) Internal voltage generator
US8345506B2 (en) Semiconductor memory device
US6208197B1 (en) Internal charge pump voltage limit control
JPH11340812A (en) Semiconductor device
US7304531B2 (en) Internal voltage generator
US6225854B1 (en) Voltage boosting circuit having cross-coupled precharge circuits
KR20100094787A (en) Cmos charge pump with improved latch-up immunity
US5631867A (en) Semiconductor storage device requiring short time for program voltage to rise
JP3735824B2 (en) Semiconductor memory device having a booster circuit
JP4808988B2 (en) High voltage generation circuit that maintains charge pumping efficiency
US7084684B2 (en) Delay stage insensitive to operating voltage and delay circuit including the same
US5579276A (en) Internal voltage boosting circuit in a semiconductor memory device
US6052317A (en) Output circuit of semiconductor memory device
KR19990036519A (en) A semiconductor memory device capable of increasing the output current of the output buffer
KR19990077819A (en) Semiconductor memory device including boost circuit
US5946225A (en) SRAM device having negative voltage generator for performing stable data latch operation
US20070133320A1 (en) Circuit and method of boosting voltage for a semiconductor memory device
US8138821B2 (en) High voltage pumping circuit
KR100585144B1 (en) High voltage generation circuit for preserving charge pumping efficiency
KR0171950B1 (en) Boot strap circuit for word line driving
US6326833B1 (en) Highly effective charge pump employing NMOS transistors

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, HONG-JUNE;KIM, YOUNG-HEE;HAN, YOUNG-SUNG;AND OTHERS;REEL/FRAME:011903/0293

Effective date: 20010614

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12