US20010000113A1 - Vertical double diffused MOSFET and method for manufacturing same - Google Patents
Vertical double diffused MOSFET and method for manufacturing same Download PDFInfo
- Publication number
- US20010000113A1 US20010000113A1 US09/728,990 US72899000A US2001000113A1 US 20010000113 A1 US20010000113 A1 US 20010000113A1 US 72899000 A US72899000 A US 72899000A US 2001000113 A1 US2001000113 A1 US 2001000113A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- nitride film
- window
- ions
- diffusion region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 32
- 238000004519 manufacturing process Methods 0.000 title claims description 17
- 150000002500 ions Chemical class 0.000 claims abstract description 51
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 238000009792 diffusion process Methods 0.000 claims abstract description 40
- 239000004065 semiconductor Substances 0.000 claims abstract description 37
- 150000004767 nitrides Chemical class 0.000 claims abstract description 35
- 239000007943 implant Substances 0.000 claims abstract description 20
- 238000009413 insulation Methods 0.000 claims description 12
- 229910052751 metal Inorganic materials 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 10
- 238000010438 heat treatment Methods 0.000 claims description 3
- 229910052796 boron Inorganic materials 0.000 description 8
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 7
- 229910052698 phosphorus Inorganic materials 0.000 description 7
- 239000011574 phosphorus Substances 0.000 description 7
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 6
- 239000000356 contaminant Substances 0.000 description 6
- 108091006146 Channels Proteins 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000001133 acceleration Effects 0.000 description 3
- 230000002542 deteriorative effect Effects 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- -1 boron ions Chemical class 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 1
- UGACIEPFGXRWCH-UHFFFAOYSA-N [Si].[Ti] Chemical compound [Si].[Ti] UGACIEPFGXRWCH-UHFFFAOYSA-N 0.000 description 1
- 230000032683 aging Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005755 formation reaction Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- WNUPENMBHHEARK-UHFFFAOYSA-N silicon tungsten Chemical compound [Si].[W] WNUPENMBHHEARK-UHFFFAOYSA-N 0.000 description 1
- 238000009751 slip forming Methods 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
Definitions
- This invention relates to a vertical double diffused MOSFET and method for manufacturing same, and more particularly to a vertical double diffused MOSFET manufactured through a self-aligned process which is applicable for switching power sources, AC adapters, battery chargers, motor control circuits, inverter illumination, DC/DC converters or the like, and a method for manufacturing such a device.
- the MOSFET 1 includes a semiconductor substrate 2 having a main body 2 a and an epitaxial layer 2 b .
- the semiconductor substrate 2 has a main diffusion region 3 a formed in a surface thereof.
- the semiconductor substrate 2 has, on the surface, a gate electrode 5 having at least one window 5 a formed through an oxide film 4 .
- the semiconductor substrate 2 is formed, at its bottom surface, with a drain electrode 6 .
- a channel diffusion region 3 b and source diffusion region 3 c is formed in relation to the gate electrode 5 at a peripheral edge of the window 5 a .
- an insulation layer 7 is formed of oxide silicon containing phosphorus (PSG). Over the insulation layer 7 , a metal interconnect layer (source electrode) 8 is formed connecting to a source diffusion region 3 c.
- PSG oxide silicon containing phosphorus
- an n-type epitaxial layer 2 b and oxide film 9 a is formed on an n-type semiconductor substrate (main body) 2 a , as shown in FIG. 4A.
- the oxide film 9 a at one part is removed by etching to form a window 9 b .
- boron (B) ions are implanted to the surface of the semiconductor substrate 2 .
- the boron (B) ions are thermally diffused to thereby provide a main diffusion region 3 a . Simultaneous with this, a not-shown thermal oxide film is formed. As shown in FIG.
- this thermal oxide film is etched under a predetermined condition into an oxide film 4 having a thick walled portion 9 c .
- a gate electrode 5 is formed on the oxide film 4 , and part of the gate electrode is etched to thereby provide a window 5 a .
- boron (B) ions are implanted through, as a mask, the gate electrode 5 into the surface of the semiconductor substrate 2 .
- the implanted boron ions are thermally diffused to form a channel diffusion region 3 b .
- phosphorus (P) ions are implanted through, as a mask, the gate electrode 5 and thick walled portion 9 c to the surface of the semiconductor substrate 2 .
- the implanted phosphorus ions are then thermally diffused to provide a source diffusion 3 c .
- an insulation layer 7 is formed over the oxide film 4 and gate electrode 5 , as shown in FIG. 4E.
- the insulation layer 7 and oxide film 4 is partly etched away to form a contact hole 9 d .
- a metal interconnect layer 8 is formed on the insulation layer 7 in a manner of connected to the source diffusion region 3 c , as shown in FIG. 3.
- a drain electrode 6 is formed at the underside of the semiconductor substrate 2 .
- the insulation layer 7 has used silicon oxide containing phosphorus (PSG). Therefore, it has been impossible to completely block contaminants, such as mobile ions, from intruding into the electrode 5 during the manufacture process or in an operational environment after manufacture. Due to this, there has been a problem that the gate electrode 5 deteriorate in electric characteristic (threshold voltage, etc) due to aging.
- PSG silicon oxide containing phosphorus
- the thick walled portion 9 c was formed in a separate process (FIG. 4B) from the process of forming the main diffusion region 3 a (FIG. 4A), making the manufacture process complicate. Moreover, there existed a fear that misalighnment might occur in each of the processes. If a misalighnment be caused in the process of forming the thick walled portion 9 c , the source diffusion regions 3 c on left and right of the thick walled portion 9 c were formed into different widths from each other. Thus, there has been a fear of causing variation in electric current amount to be supplied to these source diffusion regions 3 c from the metal interconnect layer 8 .
- a vertical double diffused MOSFET according to the present invention is characterized in that a nitride film is used as an insulation layer interposed between a gate electrode and a metal interconnect layer.
- a vertical double diffused MOSFET comprises: a semiconductor substrate; an oxide film formed on the semiconductor substrate; a gate electrode formed on the oxide film and having at least one window; a nitride film formed on the oxide film and the gate electrode; an ion implant window formed through the nitride film at a center of the window, ions of a first conductivity type being implanted through the ion implant window to the semiconductor substrate and thermally diffused thereby forming a main diffusion region; a thick walled portion formed by growing the oxide film in the ion implant window, wherein ions of the first conductivity type are implanted through as a mask the gate electrode and the nitride film on the gate electrode into the semiconductor substrate and thermally diffused to form a channel diffusion region, and ions of a second conductivity type being implanted through as a mask the thick walled portion, the gate electrode and the nitride film on the gate electrode into the semiconductor substrate and thermally diffused thereby forming a source
- a method for manufacturing a vertical double diffused MOSFET comprises the steps of: (a) forming an oxide film on a substrate; (b) forming a gate electrode having at least one window on the oxide film; (c) forming a nitride film as an insulation layer on the oxide film and the gate electrode; (d) forming an ion implant window through the nitride film at a center of the window; (e) implanting ions of a first conductivity type through the ion implant window to the substrate; (f) thermally diffusing the ions to form a main diffusion region and growing the oxide film inside the ion implant window to form a thick walled portion; (g) implanting ions of the first conductivity type through as a mask the thick walled portion, the gate electrode and the nitride film on the gate electrode to the substrate and thermally diffused to form a channel diffusion region; and (h) implanting ions of a second conductivity type through a mask of the thick walled
- the nitride film interposed between the gate electrode and the metal interconnect layer has a dense film texture. This nitride film serves to physically shield contaminants from entering into the gate electrode. Consequently, the gate electrode is prevented from deteriorating in characteristic due to contaminants.
- the main diffusion region and the thick walled portion are simultaneously formed in the step (f). This reduces the number of processes leading to misalignment as compared to the prior art of FIG. 4 wherein these formations are carried out by different processes. Also, the ions implanted through the ion implant window to the semiconductor substrate are thermally diffused to provide a main diffusion region, simultaneous with which a thick walled portion is formed inside the ion implant window by thermal oxidation. Thus, the thick walled portion is accurately formed at a center of the main diffusion region. It is therefore possible to simplify the manufacture process and stabilize the MOSFET quality.
- FIG. 1 is an illustrative view showing an embodiment of the present invention
- FIG. 2A-FIG. 2I are sectional views showing a process for the FIG. 1 embodiment
- FIG. 3 is an illustrative view showing a conventional vertical double diffused MOSFET.
- FIG. 4A-FIG. 4F are sectional views showing a process for the conventional vertical double diffused MOSFET.
- a vertical double diffused MOSFET 10 of this embodiment which includes a semiconductor substrate 12 having an n-type main body 12 a and an n-type epitaxial layer 12 b .
- the semiconductor substrate 12 has a main diffusion region 14 formed in a first conductivity type (e.g. “p-type”) in a surface thereof.
- the semiconductor substrate 12 has, on the surface, a gate electrode 18 having at least one window 18 a formed through a gate dielectric film 16 .
- the semiconductor substrate 12 also has a drain electrode 20 formed on an underside of the semiconductor substrate 12 .
- a p-type channel diffusion region 22 in association with the gate electrode at an periphery of the window 18 a as well as a source diffusion region 24 in a second conductivity type (e.g. “n-type”).
- a nitride film (insulation layer) 26 is formed of silicon nitride (SiN) or the like on the gate electrode 18 .
- a metal interconnect layer (source electrode) 30 is formed connecting to a source diffusion region 24 through a contact hole 28 .
- the nitride film 26 has a texture that is by far denser than a film texture of the conventional insulation layer (PSG) 7 , as was shown in FIG. 3.
- the nitride film 26 serves as a protection film to physically shield contaminants (movable ions, etc.) from intruding into the gate electrode 18 .
- FIG. 1 illustrates a minimum unit constituting a MOSFET 10 .
- such structures are horizontally continuously formed in an array form wherein the gate electrode 18 is provided for all the device cells. That is, the illustrated MOSFET 10 is so-called a single gate MOSFET, and considered separately from a so-called dual gate MOSFET.
- an n-type epitaxial layer 12 b is formed on an n-type silicon (Si) main body 12 a , as shown in FIG. 2A.
- an oxide film (SiO 2 ) 16 is formed to a thickness of approximately 300-1000 ⁇ by a thermal oxidation technique.
- a polysilicon (poly-Si) film 32 is formed to a thickness of approximately 4000-11000 ⁇ on the oxide film by a CVD technique.
- a gate electrode 18 is formed.
- the gate electrode 18 is masked by not-shown resist to perform etching, thereby forming a window 18 a .
- a nitride film 26 is formed to a thickness of approximately 3000-8000 ⁇ over the gate electrode 18 and oxide film 16 , by the CVD technique as shown in FIG. 2C.
- the nitride film 26 is etched at a center of the window 18 a to thereby form a ion-implant window 34 having a width of approximately 4-25 ⁇ m.
- boron (B) ions are implanted under a predetermined condition (e.g., acceleration energy: 50-150 KeV, dosage: 1 ⁇ 10 14 ⁇ 5 ⁇ 10 15 atoms/cm 2 ) into the surface of the semiconductor substrate 12 .
- a predetermined condition e.g., acceleration energy: 50-150 KeV, dosage: 1 ⁇ 10 14 ⁇ 5 ⁇ 10 15 atoms/cm 2
- the boron (B) ions are thermally diffused to provide a main diffusion region 14 with a depth of approximately 3-8 ⁇ m, as shown in FIG. 2D. Further, the oxide film 16 at a portion exposed by the ion implant winder 34 is thermally grown into a thick walled portion 36 having a thickness of approximately 2500-6500 ⁇ . Subsequently, boron (B) ions are implanted through, as a mask, the thick walled portion 36 , the gate electrode 18 and the nitride film 26 on the gate electrode 18 into the surface of the semiconductor substrate 12 as shown in FIG.
- the boron (B) ions are thermally diffused to form channel diffusion region 22 having a depth of approximately 2-5 ⁇ m.
- phosphorus (P) ions are implanted into the surface of the semiconductor substrate 12 through, as a mask, the thick walled portion 36 , gate electrode 18 and the nitride film 26 on the gate electrode 18 , under a predetermined condition (e.g. acceleration energy: 100-200 KeV, dosage: 1 ⁇ 10 15 ⁇ 1 ⁇ 10 16 atoms/cm 2 ).
- the phosphorus (P) ions are thermally diffused to thereby form source diffusion regions 24 with depth of approximately 1-2 ⁇ m, as shown in FIG. 2H.
- a contact hole 28 is formed through the nitride film 26 and oxide film 16 thereby exposing at its bottom the source diffusion regions 24 , as shown in FIG. 2I.
- a drain electrode 20 is formed of an aluminum-based metal by sputter on the underside of the semiconductor substrate 12 .
- the nitride film 26 with a dense film texture positively prevents contaminants (movable ions, etc.) from intruding into the gate electrode 18 .
- the gate electrode 18 is prevented from deteriorating in characteristic.
- the main diffusion region 14 and the thick walled portion 36 are substantially simultaneously formed in the common heating process (FIG. 2D). This can reduce the number of processes in which misalignment might occur, as compared to the prior art having different processes. It is therefore possible to simplify the manufacture process and stabilize the product quality.
- the gate electrode 18 used polysilicon (poly-Si).
- tungsten silicide (WSi) for titanium silicide (TiSi) may be employed.
- the n-type semiconductor elements may be made by a p-type semiconductor and the p-type semiconductor elements by an n-type semiconductor.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A vertical double diffuses MOSFET includes a nitride film (26) formed on a gate electrode (18). An ion implant window (34) is formed through the nitride film. P-type ions are implanted through the ion implant window into the semiconductor substrate (12), and the implanted ions are diffused to thereby form a main diffusion region (14). At the same time, the oxide film is grown inside the ion implant window to form a thick walled portion (36). Ions of the p-type are implanted through, as a mask, the thick walled portion, gate electrode and nitride film into semiconductor substrate, and thermally diffused thus forming a channel diffusion region (22). Further, n-type ions are implanted through the same mask and then thermally diffused to provide source diffusion regions.
Description
- 1. 1. Field of the Invention
- 2. This invention relates to a vertical double diffused MOSFET and method for manufacturing same, and more particularly to a vertical double diffused MOSFET manufactured through a self-aligned process which is applicable for switching power sources, AC adapters, battery chargers, motor control circuits, inverter illumination, DC/DC converters or the like, and a method for manufacturing such a device.
- 3. 2. Description of the Prior Art
- 4. There is shown in FIG. 3 a conventional vertical double diffused MOSFET of the kind as above. The
MOSFET 1 includes asemiconductor substrate 2 having amain body 2 a and anepitaxial layer 2 b. Thesemiconductor substrate 2 has amain diffusion region 3 a formed in a surface thereof. Thesemiconductor substrate 2 has, on the surface, agate electrode 5 having at least onewindow 5 a formed through anoxide film 4. Thesemiconductor substrate 2 is formed, at its bottom surface, with adrain electrode 6. Also, in the surface of thesemiconductor substrate 2, achannel diffusion region 3 b andsource diffusion region 3 c is formed in relation to thegate electrode 5 at a peripheral edge of thewindow 5 a. On thegate electrode 5 aninsulation layer 7 is formed of oxide silicon containing phosphorus (PSG). Over theinsulation layer 7, a metal interconnect layer (source electrode) 8 is formed connecting to asource diffusion region 3 c. - 5. In manufacturing a vertical double diffused
MOSFET 1, an n-typeepitaxial layer 2 b andoxide film 9 a is formed on an n-type semiconductor substrate (main body) 2 a, as shown in FIG. 4A. Theoxide film 9 a at one part is removed by etching to form awindow 9 b. Through thiswindow 9 b boron (B) ions are implanted to the surface of thesemiconductor substrate 2. After etch-removingoxide film 9 a, the boron (B) ions are thermally diffused to thereby provide amain diffusion region 3 a. Simultaneous with this, a not-shown thermal oxide film is formed. As shown in FIG. 4B, this thermal oxide film is etched under a predetermined condition into anoxide film 4 having a thick walledportion 9 c. Subsequently, as shown in FIG. 4C agate electrode 5 is formed on theoxide film 4, and part of the gate electrode is etched to thereby provide awindow 5 a. Then, boron (B) ions are implanted through, as a mask, thegate electrode 5 into the surface of thesemiconductor substrate 2. The implanted boron ions are thermally diffused to form achannel diffusion region 3 b. Further, phosphorus (P) ions are implanted through, as a mask, thegate electrode 5 and thick walledportion 9 c to the surface of thesemiconductor substrate 2. The implanted phosphorus ions are then thermally diffused to provide asource diffusion 3 c. Then aninsulation layer 7 is formed over theoxide film 4 andgate electrode 5, as shown in FIG. 4E. Subsequently, as shown in FIG. 4F, theinsulation layer 7 andoxide film 4 is partly etched away to form acontact hole 9 d. Thereafter, ametal interconnect layer 8 is formed on theinsulation layer 7 in a manner of connected to thesource diffusion region 3 c, as shown in FIG. 3. Further, adrain electrode 6 is formed at the underside of thesemiconductor substrate 2. - 6. In the prior art, however, the
insulation layer 7 has used silicon oxide containing phosphorus (PSG). Therefore, it has been impossible to completely block contaminants, such as mobile ions, from intruding into theelectrode 5 during the manufacture process or in an operational environment after manufacture. Due to this, there has been a problem that thegate electrode 5 deteriorate in electric characteristic (threshold voltage, etc) due to aging. - 7. On the other hand, the thick walled
portion 9 c was formed in a separate process (FIG. 4B) from the process of forming themain diffusion region 3 a (FIG. 4A), making the manufacture process complicate. Moreover, there existed a fear that misalighnment might occur in each of the processes. If a misalighnment be caused in the process of forming the thick walledportion 9 c, thesource diffusion regions 3 c on left and right of the thick walledportion 9 c were formed into different widths from each other. Thus, there has been a fear of causing variation in electric current amount to be supplied to thesesource diffusion regions 3 c from themetal interconnect layer 8. - 8. Therefore, it is a primary object of the present invention to provide a vertical double diffused MOSFET which is capable of preventing the gate electrode from deteriorating in its characteristic, and a method for manufacturing such a device.
- 9. It is another object of the present invention to provide a method for manufacturing a vertical double diffused MOSFET wherein the process that might lead to misalignment is eliminated thus stabilizing product quality.
- 10. A vertical double diffused MOSFET according to the present invention is characterized in that a nitride film is used as an insulation layer interposed between a gate electrode and a metal interconnect layer.
- 11. That is, a vertical double diffused MOSFET, comprises: a semiconductor substrate; an oxide film formed on the semiconductor substrate; a gate electrode formed on the oxide film and having at least one window; a nitride film formed on the oxide film and the gate electrode; an ion implant window formed through the nitride film at a center of the window, ions of a first conductivity type being implanted through the ion implant window to the semiconductor substrate and thermally diffused thereby forming a main diffusion region; a thick walled portion formed by growing the oxide film in the ion implant window, wherein ions of the first conductivity type are implanted through as a mask the gate electrode and the nitride film on the gate electrode into the semiconductor substrate and thermally diffused to form a channel diffusion region, and ions of a second conductivity type being implanted through as a mask the thick walled portion, the gate electrode and the nitride film on the gate electrode into the semiconductor substrate and thermally diffused thereby forming a source diffusion region.
- 12. A method for manufacturing a vertical double diffused MOSFET according to the present invention, comprises the steps of: (a) forming an oxide film on a substrate; (b) forming a gate electrode having at least one window on the oxide film; (c) forming a nitride film as an insulation layer on the oxide film and the gate electrode; (d) forming an ion implant window through the nitride film at a center of the window; (e) implanting ions of a first conductivity type through the ion implant window to the substrate; (f) thermally diffusing the ions to form a main diffusion region and growing the oxide film inside the ion implant window to form a thick walled portion; (g) implanting ions of the first conductivity type through as a mask the thick walled portion, the gate electrode and the nitride film on the gate electrode to the substrate and thermally diffused to form a channel diffusion region; and (h) implanting ions of a second conductivity type through a mask of the thick walled portion, the gate electrode and the nitride film on the gate electrode to the substrate and thermally diffused to form a source diffusion region.
- 13. In the vertical double diffused MOSFET according to the present invention, the nitride film interposed between the gate electrode and the metal interconnect layer has a dense film texture. This nitride film serves to physically shield contaminants from entering into the gate electrode. Consequently, the gate electrode is prevented from deteriorating in characteristic due to contaminants.
- 14. Furthermore, in the manufacture method, the main diffusion region and the thick walled portion are simultaneously formed in the step (f). This reduces the number of processes leading to misalignment as compared to the prior art of FIG. 4 wherein these formations are carried out by different processes. Also, the ions implanted through the ion implant window to the semiconductor substrate are thermally diffused to provide a main diffusion region, simultaneous with which a thick walled portion is formed inside the ion implant window by thermal oxidation. Thus, the thick walled portion is accurately formed at a center of the main diffusion region. It is therefore possible to simplify the manufacture process and stabilize the MOSFET quality.
- 15. The above described objects and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
- 16.FIG. 1 is an illustrative view showing an embodiment of the present invention;
- 17.FIG. 2A-FIG. 2I are sectional views showing a process for the FIG. 1 embodiment;
- 18.FIG. 3 is an illustrative view showing a conventional vertical double diffused MOSFET; and
- 19.FIG. 4A-FIG. 4F are sectional views showing a process for the conventional vertical double diffused MOSFET.
- 20. Referring to FIG. 1, there is illustrated a vertical double diffused
MOSFET 10 of this embodiment, which includes asemiconductor substrate 12 having an n-typemain body 12 a and an n-type epitaxial layer 12 b. Thesemiconductor substrate 12 has amain diffusion region 14 formed in a first conductivity type (e.g. “p-type”) in a surface thereof. Thesemiconductor substrate 12 has, on the surface, agate electrode 18 having at least onewindow 18 a formed through agate dielectric film 16. Thesemiconductor substrate 12 also has adrain electrode 20 formed on an underside of thesemiconductor substrate 12. In the surface of thesemiconductor substrate 12 are formed a p-typechannel diffusion region 22 in association with the gate electrode at an periphery of thewindow 18 a as well as asource diffusion region 24 in a second conductivity type (e.g. “n-type”). A nitride film (insulation layer) 26 is formed of silicon nitride (SiN) or the like on thegate electrode 18. On the nitride film, a metal interconnect layer (source electrode) 30 is formed connecting to asource diffusion region 24 through acontact hole 28. Thenitride film 26 has a texture that is by far denser than a film texture of the conventional insulation layer (PSG) 7, as was shown in FIG. 3. Thus thenitride film 26 serves as a protection film to physically shield contaminants (movable ions, etc.) from intruding into thegate electrode 18. - 21. It will be noted that FIG. 1 illustrates a minimum unit constituting a
MOSFET 10. In actual, however, such structures are horizontally continuously formed in an array form wherein thegate electrode 18 is provided for all the device cells. That is, the illustratedMOSFET 10 is so-called a single gate MOSFET, and considered separately from a so-called dual gate MOSFET. - 22. Explanation is made below on a method for manufacturing a vertical double diffused
MOSFET 10 with reference to FIG. 2A-FIG. 2I. First, an n-type epitaxial layer 12 b is formed on an n-type silicon (Si)main body 12 a, as shown in FIG. 2A. On the epitaxial layer, an oxide film (SiO2) 16 is formed to a thickness of approximately 300-1000 Å by a thermal oxidation technique. Further, a polysilicon (poly-Si)film 32 is formed to a thickness of approximately 4000-11000 Å on the oxide film by a CVD technique. By implanting a predetermined concentration of phosphorus (P) ions into thepolysilicon film 32, agate electrode 18 is formed. Subsequently, as shown in FIG. 2B thegate electrode 18 is masked by not-shown resist to perform etching, thereby forming awindow 18 a. Then, anitride film 26 is formed to a thickness of approximately 3000-8000 Å over thegate electrode 18 andoxide film 16, by the CVD technique as shown in FIG. 2C. Thenitride film 26 is etched at a center of thewindow 18 a to thereby form a ion-implant window 34 having a width of approximately 4-25 μm. Through this ion-implant window 34, boron (B) ions are implanted under a predetermined condition (e.g., acceleration energy: 50-150 KeV, dosage: 1×1014−5×1015 atoms/cm2) into the surface of thesemiconductor substrate 12. - 23. Then, the boron (B) ions are thermally diffused to provide a
main diffusion region 14 with a depth of approximately 3-8 μm, as shown in FIG. 2D. Further, theoxide film 16 at a portion exposed by theion implant winder 34 is thermally grown into a thickwalled portion 36 having a thickness of approximately 2500-6500 Å. Subsequently, boron (B) ions are implanted through, as a mask, the thickwalled portion 36, thegate electrode 18 and thenitride film 26 on thegate electrode 18 into the surface of thesemiconductor substrate 12 as shown in FIG. 2E, under a predetermined condition (e.g., acceleration energy: 50-150 KeV, dosage: 1×1013−8×1013 atoms/cm2). As shown in FIG. 2F, the boron (B) ions are thermally diffused to formchannel diffusion region 22 having a depth of approximately 2-5 μm. - 24. Then, as shown in FIG. 2G phosphorus (P) ions are implanted into the surface of the
semiconductor substrate 12 through, as a mask, the thickwalled portion 36,gate electrode 18 and thenitride film 26 on thegate electrode 18, under a predetermined condition (e.g. acceleration energy: 100-200 KeV, dosage: 1×1015−1×1016 atoms/cm2). The phosphorus (P) ions are thermally diffused to thereby formsource diffusion regions 24 with depth of approximately 1-2 μm, as shown in FIG. 2H. Subsequently, acontact hole 28 is formed through thenitride film 26 andoxide film 16 thereby exposing at its bottom thesource diffusion regions 24, as shown in FIG. 2I. - 25. Thereafter, an aluminum-based metal is spattered over the
nitride film 26 to providemetal interconnect film 30 connected to thesource diffusion region 24, as shown in FIG. 1. Further, adrain electrode 20 is formed of an aluminum-based metal by sputter on the underside of thesemiconductor substrate 12. - 26. In the
MOSFET 10 of this embodiment, thenitride film 26 with a dense film texture positively prevents contaminants (movable ions, etc.) from intruding into thegate electrode 18. Thus thegate electrode 18 is prevented from deteriorating in characteristic. Meanwhile, there is no intervening process between thegate electrode 18 forming process (FIG. 2B) andnitride film 26 forming process. Accordingly, there is no fear that contaminants intrude into the gate electrode during the manufacture process. - 27. Furthermore, the
main diffusion region 14 and the thickwalled portion 36 are substantially simultaneously formed in the common heating process (FIG. 2D). This can reduce the number of processes in which misalignment might occur, as compared to the prior art having different processes. It is therefore possible to simplify the manufacture process and stabilize the product quality. - 28. In the above embodiment, the
gate electrode 18 used polysilicon (poly-Si). Alternatively, tungsten silicide (WSi) for titanium silicide (TiSi) may be employed. Further, in the above embodiment, the n-type semiconductor elements may be made by a p-type semiconductor and the p-type semiconductor elements by an n-type semiconductor. - 29. Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.
Claims (5)
1. In a vertical double diffused MOSFET, said vertical double diffused MOSFET characterized in that a nitride film is used as an insulation layer interposed between a gate electrode and a metal interconnect layer.
2. A vertical double diffused MOSFET, comprising:
a semiconductor substrate;
an oxide film formed on said semiconductor substrate;
a gate electrode formed on said oxide film and having at least one window;
a nitride film formed on said oxide film and said gate electrode;
an ion implant window formed through said nitride film at a center of said window, ions of a first conductivity type being implanted through said ion implant window to said semiconductor substrate and thermally diffused thereby forming a main diffusion region;
a thick walled portion formed by growing said oxide film in said ion implant window, wherein ions of the first conductivity type are implanted through as a mask said gate electrode and said nitride film on said gate electrode into said semiconductor substrate and thermally diffused to form a channel diffusion region, and ions of a second conductivity type being implanted through as a mask said thick walled portion, said gate electrode and said nitride film on said gate electrode into said semiconductor substrate and thermally diffused thereby forming a source diffusion region.
3. A vertical double diffused MOSFET according to , wherein said main diffusion region and said thick walled portion are substantially simultaneously formed in one heating process.
claim 2
4. A method for manufacturing a vertical double diffused MOSFET, comprising the steps of:
(a) forming an oxide film on a substrate;
(b) forming a gate electrode having at least one window on said oxide film;
(c) forming a nitride film as an insulation layer on said oxide film and said gate electrode;
(d) forming an ion implant window through said nitride film at a center of said window;
(e) implanting ions of a first conductivity type through said ion implant window to said substrate;
(f) thermally diffusing said ions to form a main diffusion region and growing said oxide film inside said ion implant window to form a thick walled portion;
(g) implanting ions of the first conductivity type through as a mask said thick walled portion, said gate electrode and said nitride film on said gate electrode to said substrate and thermally diffused to form a channel diffusion region; and
(h) implanting ions of a second conductivity type through a mask of said thick walled portion, said gate electrode and said nitride film on said gate electrode to said substrate and thermally diffused to form a source diffusion region.
5. A manufacturing method according to , wherein said step (f) is substantially one heating step.
claim 4
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/728,990 US6376311B2 (en) | 1998-05-18 | 2000-12-04 | Vertical double diffused MOSFET and method for manufacturing same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10-135282 | 1998-05-18 | ||
JP13528298A JP3464382B2 (en) | 1998-05-18 | 1998-05-18 | Manufacturing method of vertical double diffusion MOSFET |
US09/313,137 US6229178B1 (en) | 1998-05-18 | 1999-05-17 | Vertical double diffused MOSFET and method for manufacturing same |
US09/728,990 US6376311B2 (en) | 1998-05-18 | 2000-12-04 | Vertical double diffused MOSFET and method for manufacturing same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/313,137 Division US6229178B1 (en) | 1998-05-18 | 1999-05-17 | Vertical double diffused MOSFET and method for manufacturing same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010000113A1 true US20010000113A1 (en) | 2001-04-05 |
US6376311B2 US6376311B2 (en) | 2002-04-23 |
Family
ID=15148068
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/313,137 Expired - Lifetime US6229178B1 (en) | 1998-05-18 | 1999-05-17 | Vertical double diffused MOSFET and method for manufacturing same |
US09/728,990 Expired - Lifetime US6376311B2 (en) | 1998-05-18 | 2000-12-04 | Vertical double diffused MOSFET and method for manufacturing same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/313,137 Expired - Lifetime US6229178B1 (en) | 1998-05-18 | 1999-05-17 | Vertical double diffused MOSFET and method for manufacturing same |
Country Status (3)
Country | Link |
---|---|
US (2) | US6229178B1 (en) |
JP (1) | JP3464382B2 (en) |
DE (1) | DE19922802B4 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105706221A (en) * | 2013-11-08 | 2016-06-22 | 住友电气工业株式会社 | Silicon carbide semiconductor device and method for producing same |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3464382B2 (en) * | 1998-05-18 | 2003-11-10 | ローム株式会社 | Manufacturing method of vertical double diffusion MOSFET |
US6983940B2 (en) * | 2003-07-29 | 2006-01-10 | American Seal And Engineering Company, Inc. | Metallic seal |
US7518196B2 (en) * | 2005-02-23 | 2009-04-14 | Intel Corporation | Field effect transistor with narrow bandgap source and drain regions and method of fabrication |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4443931A (en) * | 1982-06-28 | 1984-04-24 | General Electric Company | Method of fabricating a semiconductor device with a base region having a deep portion |
JPS62162361A (en) * | 1986-01-13 | 1987-07-18 | Nissan Motor Co Ltd | Vertical mos transistor |
US4798810A (en) * | 1986-03-10 | 1989-01-17 | Siliconix Incorporated | Method for manufacturing a power MOS transistor |
US4716126A (en) * | 1986-06-05 | 1987-12-29 | Siliconix Incorporated | Fabrication of double diffused metal oxide semiconductor transistor |
FR2605800B1 (en) * | 1986-10-24 | 1989-01-13 | Thomson Semiconducteurs | METHOD FOR MANUFACTURING A MOS COMPONENT |
JP2600301B2 (en) * | 1988-06-28 | 1997-04-16 | 三菱電機株式会社 | Semiconductor memory device and method of manufacturing the same |
JP3156300B2 (en) * | 1991-10-07 | 2001-04-16 | 株式会社デンソー | Vertical semiconductor device |
KR0143459B1 (en) * | 1995-05-22 | 1998-07-01 | 한민구 | Morse-gate type power transistor |
JP3464382B2 (en) * | 1998-05-18 | 2003-11-10 | ローム株式会社 | Manufacturing method of vertical double diffusion MOSFET |
-
1998
- 1998-05-18 JP JP13528298A patent/JP3464382B2/en not_active Expired - Fee Related
-
1999
- 1999-05-17 US US09/313,137 patent/US6229178B1/en not_active Expired - Lifetime
- 1999-05-18 DE DE19922802A patent/DE19922802B4/en not_active Expired - Fee Related
-
2000
- 2000-12-04 US US09/728,990 patent/US6376311B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105706221A (en) * | 2013-11-08 | 2016-06-22 | 住友电气工业株式会社 | Silicon carbide semiconductor device and method for producing same |
US9905653B2 (en) | 2013-11-08 | 2018-02-27 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing the same |
US10340344B2 (en) | 2013-11-08 | 2019-07-02 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
DE19922802A1 (en) | 1999-11-25 |
JP3464382B2 (en) | 2003-11-10 |
US6376311B2 (en) | 2002-04-23 |
US6229178B1 (en) | 2001-05-08 |
DE19922802B4 (en) | 2006-04-13 |
JPH11330090A (en) | 1999-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6287906B1 (en) | Semiconductor device having MOS transistor and method of manufacturing the same | |
US5578508A (en) | Vertical power MOSFET and process of fabricating the same | |
US5472894A (en) | Method of fabricating lightly doped drain transistor device | |
US7288470B2 (en) | Semiconductor device comprising buried channel region and method for manufacturing the same | |
US5371024A (en) | Semiconductor device and process for manufacturing the same | |
US5714393A (en) | Diode-connected semiconductor device and method of manufacture | |
US7449403B2 (en) | Method for manufacturing semiconductor device | |
US6596598B1 (en) | T-shaped gate device and method for making | |
US20060289904A1 (en) | Semiconductor device and method of manufacturing the same | |
JP2002016080A (en) | Manufacturing method of trench-gate type mosfet | |
US6326292B1 (en) | Semiconductor component and manufacturing method for semiconductor component | |
US5747371A (en) | Method of manufacturing vertical MOSFET | |
US6229178B1 (en) | Vertical double diffused MOSFET and method for manufacturing same | |
US5600177A (en) | Semiconductor device having an electrically conductive layer including a polycrystalline layer containing an impurity and a metallic silicide layer | |
US7824987B2 (en) | Method of manufacturing a semiconductor device including a SRAM section and a logic circuit section | |
US6800528B2 (en) | Method of fabricating LDMOS semiconductor devices | |
US6426533B2 (en) | Semiconductor device and manufacturing method thereof | |
US6110786A (en) | Semiconductor device having elevated gate electrode and elevated active regions and method of manufacture thereof | |
JP3166911B2 (en) | Method for manufacturing semiconductor device | |
KR100273320B1 (en) | Silicide Formation Method of Semiconductor Device_ | |
JPH0982949A (en) | Semiconductor device and the manufacture | |
JPH04186733A (en) | Semiconductor device and manufacture thereof | |
KR0151039B1 (en) | Semiconductor device with polycide interconnection constructure | |
US6936517B2 (en) | Method for fabricating transistor of semiconductor device | |
EP0355691A2 (en) | Semiconductor device and process for producing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |