US10262618B2 - Gate driver on array circuit and liquid crystal display using the same - Google Patents

Gate driver on array circuit and liquid crystal display using the same Download PDF

Info

Publication number
US10262618B2
US10262618B2 US15/021,461 US201615021461A US10262618B2 US 10262618 B2 US10262618 B2 US 10262618B2 US 201615021461 A US201615021461 A US 201615021461A US 10262618 B2 US10262618 B2 US 10262618B2
Authority
US
United States
Prior art keywords
electrically connected
transistor
control
electrode electrically
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/021,461
Other versions
US20180301107A1 (en
Inventor
Mang Zhao
Gui Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Publication of US20180301107A1 publication Critical patent/US20180301107A1/en
Assigned to WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD. reassignment WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, GUI, ZHAO, Mang
Application granted granted Critical
Publication of US10262618B2 publication Critical patent/US10262618B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G09G2300/0866—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes by means of changes in the pixel supply voltage
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0289—Details of voltage level shifters arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
    • G09G2320/0214—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display with crosstalk due to leakage current of pixel switch in active matrix panels

Definitions

  • the present invention relates to a liquid crystal display (LCD), and more particularly, to an LCD using a gate driver on array (GOA) circuit.
  • LCD liquid crystal display
  • GOA gate driver on array
  • the technique to a GOA circuit is that a gate driver is fabricated on a substrate comprising a thin film transistor (TFT) array using the TFT-LCD array process for realizing the driving method of row-by-row scanning.
  • TFT thin film transistor
  • the GOA circuit comprises a plurality of GOA circuit units.
  • a conventional GOA circuit unit is used for outputting a scanning signal by controlling the output of a gate voltage of the transistor (i.e., a Q node voltage).
  • a gate voltage of the transistor i.e., a Q node voltage
  • the conventional technique is that the output transistor is pre-charged so that the Q node voltage is charged to a high voltage level before the output transistor conducts the signal at high voltage level.
  • a capacitor which stores the Q node voltage is adopted in the conventional technology.
  • the capacitor is still electrically connected to other transistors in the GOA circuit unit at this time, so the charge stored in the capacitor tends to leak from other transistors. At last, leakage of electricity occurs. As a result, the Q node voltage is lowered, which causes the output transistor to fail to be turned on completely. Further, the output transistor fails to conduct the signal at high voltage level completely, and then an incomplete scanning signal pulse is formed.
  • an object of the present invention is to propose a GOA circuit and an LCD adopting the GOA circuit for resolving the problem happening in the conventional technology.
  • a gate driver on array (GOA) circuit comprises a plurality of cascade-connected GOA circuit units.
  • Each stage GOA circuit unit outputs a scanning signal from an output terminal according to a scanning signal, a first clock signal, and a second clock signal output by a previous two stage GOA circuit unit.
  • Each stage GOA circuit unit comprises an input control module, a holding module, an output control module, a voltage regulating module, a pull-up module, and a pull-down holding module.
  • the input control module is used for conducting when the scanning signal output by the a previous two stage GOA circuit unit is received.
  • the holding module electrically connected to the input control module and a first control node, is used for holding a voltage level of the first control node.
  • the holding module comprises a first transistor and a second transistor.
  • the first transistor comprises a first control terminal electrically connected to the input control module, a first input terminal electrically connected to a first fixed voltage, and a first output terminal electrically connected to the first control node.
  • the second transistor comprises a second control terminal and a second output terminal electrically connected to the first control node, and a second input terminal electrically connected to the input control module.
  • the output control module electrically connected to the first control node is used for controlling the output scanning signal based on voltage imposed on the first control node.
  • the voltage regulating module electrically connected to the holding module is used for preventing electricity leakage.
  • the pull-up module electrically connected to the second control node is used for holding the second control node at high voltage level when the second clock signal is received.
  • the pull-down holding module electrically connected to the input control module, the holding module, the output control module, the pull-up module, and the voltage regulating module is used for holding the second control node at low voltage level during a non-scan time period and for holding the scanning signal at low voltage level.
  • the voltage regulating module comprises a third transistor.
  • the third transistor comprises a third control electrode electrically connected to the first fixed voltage, a third input electrode electrically connected to the first control electrode of the first transistor, and a third output electrode electrically connected to the second control node.
  • the pull-up module comprises a fourth transistor.
  • the fourth transistor comprises a fourth control electrode electrically connected to the second clock signal, a fourth input electrode electrically connected to the first fixed voltage, and a fourth output electrode electrically connected to the second control node.
  • the pull-down holding module comprises a fifth transistor, a sixth transistor, a seventh transistor, an eighth transistor, and a capacitor.
  • the fifth transistor comprises a fifth control electrode electrically connected to the second clock signal, a fifth input electrode electrically connected to the third output electrode of the third transistor, and a fifth output electrode electrically connected to the second control node.
  • the sixth transistor comprises a sixth control electrode electrically connected to the third output electrode of the third transistor, a sixth input electrode electrically connected to the second control node, and a sixth output electrode electrically connected to the second fixed voltage.
  • the seventh transistor comprises a seventh control electrode electrically connected to the second control node, a seventh input electrode electrically connected to the first control node, and a seventh output electrode electrically connected to the second fixed voltage.
  • the eighth transistor comprises an eighth control electrode electrically connected to the second control node, an eighth input electrode electrically connected to the output terminal, and an eighth output electrode electrically connected to the second fixed voltage.
  • the capacitor comprises two terminals electrically connected to the second control node and the second fixed voltage.
  • each of the transistors is an N-type metal oxide semiconductor (NMOS) transistor, the first fixed voltage is at high voltage level, and the second fixed voltage is at low voltage level.
  • NMOS N-type metal oxide semiconductor
  • each of the transistors is a P-type metal oxide semiconductor (PMOS) transistor.
  • the first fixed voltage is at low voltage level, and the second fixed voltage is at high voltage level.
  • PMOS P-type metal oxide semiconductor
  • the input control module comprises a ninth transistor.
  • the ninth transistor comprises a ninth control electrode and a ninth input electrode electrically connected to the scanning signal output by the a previous two stage GOA circuit unit and a ninth output electrode electrically connected to the first control electrode of the first transistor.
  • the output control module comprises a tenth transistor.
  • the tenth transistor comprises a tenth control electrode electrically connected to the first control node, a tenth input electrode electrically connected to the first clock signal, and a tenth output electrode electrically connected to the output terminal.
  • a pulse of the first clock signal and a pulse of the second clock signal never overlap with each other.
  • a liquid crystal display comprises a source driver for outputting data signal to a plurality of pixel units to display grey levels, and a GOA circuit as disclosed above.
  • a holding module is substituted for a capacitor in a GOA circuit unit proposed by the present invention.
  • a first transistor and a second transistor in the holding module holds the voltage imposed on the first control node to be at high voltage level.
  • the transistors form a direct current passage between the first control node and a first fixed voltage at high voltage level so the voltage imposed on the first control node is not lowered due to electricity leakage.
  • the GOA circuit unit proposed by the present invention can resolve the problem of easy leakage of electricity, which frequently happens in the conventional GOA circuit unit comprising the capacitor.
  • the stability is highly ensured.
  • FIG. 1 is a functional block diagram of an LCD according a preferred embodiment of the present invention.
  • FIG. 2 is a circuit diagram of a GOA circuit unit according to a first embodiment of the present invention.
  • FIG. 3 is a timing diagram of various input signals, output signals, and node voltages as shown in FIG. 2 .
  • FIG. 4 is a circuit diagram of a GOA circuit unit according to a second embodiment of the present invention.
  • FIG. 1 is a functional block diagram of an LCD 10 according a preferred embodiment of the present invention.
  • the LCD 10 comprises a glass substrate 14 , a timing controller 30 , and a source driver 16 .
  • a plurality of pixels arranged in a matrix and a plurality of GOA circuits 12 arranged in matrices are disposed on the glass substrate 14 .
  • Each of the plurality of pixels comprises three pixel units 20 , which represent three primary colors, that is, red (R), green (G), and blue (B).
  • the timing controller 30 is used for generating clock signals CK 1 -CK 4 and commencing signals STV 1 and STV 2 .
  • Each of the plurality of GOA circuits 12 outputs a scanning signal at regular intervals for turning on transistors 22 on each row successively. Meanwhile, the source driver 16 outputs a corresponding data signal to all of the pixel units 20 on one column so that all of the pixel units 20 on the column can be fully charged for showing diverse grayscales. When all of the pixel units 20 on the same row are fully charged, the scanning signal for the row is turned off by the GOA circuit 12 . Then, the GOA circuit 12 outputs a scanning signal to turn on the transistors 22 on the next row. The source driver 16 charges and discharges the transistors 22 on the next row. According to the step, all of the pixel units 20 are fully charged in the end.
  • the GOA circuit 12 as shown in FIG. 1 comprises N GOA circuit units SR(1), . . . , SR(N) where N indicates 768 .
  • FIG. 2 is a circuit diagram of a GOA circuit unit SR(n) according to a first embodiment of the present invention.
  • the GOA circuits 12 are arranged on two sides of the glass substrate 14 .
  • the GOA circuit 12 comprises a plurality of cascade-connected GOA circuit units SR(n) where n ranges from zero to N.
  • two GOA circuits 12 comprises GOA circuit units SR(1), SR(3), . . . , SR (767) generating odd scanning signals G(1), G(3), . . .
  • GOA circuit unit SR(1) When receiving the commencing signal STV 1 , the GOA circuit unit SR(1) generates a scanning signal G(1) according to the clock signals CK 1 and CK 2 .
  • the GOA circuit unit SR(2) When receiving the commencing signal STV 2 , the GOA circuit unit SR(2) generates a scanning signal G(2) according to the clock signals CK 2 and CK 3 .
  • each stage GOA circuit unit SR(n) outputs a scanning signal G(n) from the output terminal OUT according to a scanning signal G(n ⁇ 2), a first clock signal CKV 1 , and a second clock signal CKV 2 output by a previous two stage GOA circuit unit SR(n ⁇ 2).
  • the clock signal CKV 1 and the second clock signal CKV 2 represent two of the four clock signals CK 1 -CK 4 , respectively.
  • the clock signals CK 1 -CK 4 produce pulses alternatively, and the produced pulses never overlap temporally.
  • the GOA circuit units SR(1), SR(5), . . . , SR (N ⁇ 3) generate the scanning signals G(1), G(5), . . .
  • the GOA circuit units SR(2), SR(6), . . . , SR (N ⁇ 2) generate the scanning signals G(2), G(6), . . . , G(N ⁇ 2) according to the clock signals CK 2 and CK 3 (i.e., the first clock signal CKV 1 and the second clock signal CKV 2 as shown in FIG. 2 ).
  • the GOA circuit units SR(3), SR(7), . . . , SR (N ⁇ 1) generate the scanning signals G(3), G(7), . . .
  • the GOA circuit units SR(4), SR(8), . . . , SR (N) generate the scanning signals G(4), G(8), . . . , G(N) according to the clock signals CK 4 and CK 1 (i.e., the first clock signal CKV 1 and the second clock signal CKV 2 as shown in FIG. 2 ).
  • Each stage GOA circuit unit SR(n) comprises an input control module 100 , a holding module 200 , an output control module 300 , a voltage regulating module 400 , a pull-up module 500 , and a pull-down holding module 600 .
  • the input control module 100 is used for conducting when receiving the scanning signal G(n ⁇ 2) output by the a previous two stage GOA circuit unit SR(n ⁇ 2).
  • the holding module 200 is electrically connected to the input control module 100 and a first control node Q(n) and used for holding the voltage level of the first control node Q(n).
  • the output control module 300 is electrically connected to the first control node Q(n) and used for controlling the output scanning signal G(n) based on the voltage imposed on the first control node Q(n).
  • the voltage regulating module 400 is electrically connected to the holding module 200 and used for preventing electricity leakage.
  • the pull-up module 500 is electrically connected to the second control node P(n) and used for holding the second control node P(n) at high voltage level when receiving the second clock signal CKV 2 .
  • the pull-down holding module 600 is electrically connected to the input control module 100 , the holding module 200 , the output control module 300 , the pull-up module 500 , and the voltage regulating module 400 and used for holding the second control node P(n) at low voltage level during a non-scan time period and holding the output scanning signal G(n) at low voltage level.
  • the holding module 200 comprises a first transistor T 1 and a second transistor T 2 .
  • the first transistor T 1 comprises a first control terminal electrically connected to the input control module 100 , a first input terminal electrically connected to a first fixed voltage V 1 , and a first output terminal electrically connected to the first control node Q(n).
  • the second transistor T 2 comprises a second control terminal and a second output terminal electrically connected to the first control node Q(n) and a second input terminal electrically connected to the input control module 100 .
  • the voltage regulating module 400 comprises a third transistor T 3 .
  • the third transistor T 3 comprises a third control electrode electrically connected to the first fixed voltage V 1 , a third input electrode electrically connected to a first control electrode of the first transistor T 1 , and a third output electrode electrically connected to the second control node P(n).
  • the pull-up module 500 comprises a fourth transistor T 4 .
  • the fourth transistor T 4 comprises a fourth control electrode electrically connected to the second clock signal CKV 2 , a fourth input electrode electrically connected to the first fixed voltage V 1 , and a fourth output electrode electrically connected to the second control node P(n).
  • the pull-down holding module 600 comprises a fifth transistor T 5 , a sixth transistor T 6 , a seventh transistor T 7 , an eighth transistor T 8 , and a capacitor C.
  • the fifth transistor T 5 comprises a fifth control electrode electrically connected to the second clock signal CKV 2 , a fifth input electrode electrically connected to the third output electrode of the third transistor T 3 , and a fifth output electrode electrically connected to the second fixed voltage V 2 .
  • the sixth transistor T 6 comprises a sixth control electrode electrically connected to the third output electrode of the third transistor T 3 , a sixth input electrode electrically connected to the second control node P(n), and a sixth output electrode electrically connected to the second fixed voltage V 2 .
  • the seventh transistor T 7 comprises a seventh control electrode electrically connected to the second control node P(n), a seventh input electrode electrically connected to the first control node Q(n), and a seventh output electrode electrically connected to the second fixed voltage V 2 .
  • the eighth transistor T 8 comprises an eighth control electrode electrically connected to the second control node P(n), an eighth input electrode electrically connected to the output terminal OUT, and an eighth output electrode electrically connected to the second fixed voltage V 2 .
  • the capacitor C comprises two terminals electrically connected to the second control node P(n) and the second fixed voltage V 2 .
  • the input control module 100 comprises a ninth transistor T 9 .
  • the ninth transistor T 9 comprises a ninth control electrode and a ninth input electrode electrically connected to the scanning signal G(n ⁇ 2) output by the a previous two stage GOA circuit unit SR(n ⁇ 2) and a ninth output electrode electrically connected to the first control electrode of the first transistor T 1 .
  • the output control module 300 comprises a tenth transistor T 10 .
  • the tenth transistor T 10 comprises a tenth control electrode electrically connected to the first control node Q(n), a tenth input electrode electrically connected to the first clock signal CKV 1 , and a tenth output electrode electrically connected to the output terminal OUT.
  • All of the transistors in the GOA circuit unit SR(n) as shown in FIG. 2 are N-type metal oxide semiconductor (NMOS) transistors.
  • the control electrode, the input electrode, and the output electrode of each of the transistors T 1 -T 10 are the gate, the drain, and the source of each of the transistors T 1 -T 10 , respectively.
  • the first fixed voltage V 1 is at high voltage level.
  • the second fixed voltage V 2 is at low voltage level.
  • the input electrode and the output electrode of each of the transistors T 1 -T 10 can also be the source and the drain of the transistor, respectively.
  • FIG. 3 is a timing diagram of various input signals, output signals, and node voltages as shown in FIG. 2 .
  • the time periods when each of the GOA circuit units SR(n) receives the scanning signal G(n ⁇ 2) and then outputs the scanning signal G(n) are called scan time periods, that is, t 1 -t 3 shown in FIG. 3 .
  • the remaining time periods are called non-scan time periods.
  • Each of the scan time periods is divided into a pre-charge time period (t 1 -t 2 ) and a pulse output time period (t 3 ).
  • this embodiment details the GOA circuit unit SR(n) using the clock signals CK 1 and CK 2 (the first clock signal CKV 1 and the second clock signal CKV 2 , respectively).
  • the ninth control electrode of the ninth transistor T 9 receives the scanning signal G(n ⁇ 2) at high voltage level.
  • the scanning signal G(n ⁇ 2) is transmitted to the first control electrode of the first transistor T 1 by the ninth transistor T 9 for turning on the first transistor T 1 . So the first transistor T 1 is turned on, and the fixed voltage V 1 at high voltage level is output to the first control node Q(n).
  • the fifth control electrode of the fifth transistor T 5 receives the first fixed voltage V 1 at high voltage level, and the scanning signal G(n ⁇ 2) at high voltage level is transmitted to the eighth control electrode of the eighth transistor T 8 . So the eighth transistor T 8 is turned on, and the first fixed voltage V 2 at low voltage level is output to the second control node P(n).
  • the fourth transistor T 4 is turned on, and the first clock signal CKV 1 at low voltage level is transmitted to the output terminal OUT, so the scanning signal G(n) is at low voltage level.
  • the first transistor T 1 and the eighth transistor T 8 are not turned on.
  • the first transistor T 1 and the second transistor T 2 in the holding module 200 hold the voltage imposed on the first control node Q(n) at high voltage level. Because the first transistor T 1 forms a direct current passage between the first control node Q(n) and the first fixed voltage V 1 at high voltage level, the voltage imposed on the first control node Q(n) is prevented from lowered due to electricity leakage.
  • the fourth transistor T 4 is conducted, and the first clock CKV 1 at low voltage level is transmitted to the output terminal OUT. So the scanning signal G(n) is at low voltage level.
  • the fourth control electrode of the fourth transistor T 4 receives the held first control node Q(n) at high voltage level during the time period of t 3 , the first clock signal CKV 1 at high voltage level is transmitted to the output terminal OUT for forming the pulse of the scanning signal G(n).
  • the fourth transistor T 4 and the fifth transistor T 5 are turned on because of the second clock signal CKV 2 at high voltage level.
  • the first fixed voltage V 1 at high voltage level is transmitted to the second control node P(n).
  • the seventh control electrode of the seventh transistor T 7 and the eighth control electrode of the eighth transistor T 8 are turned on because of the second control node P(n) at high voltage level. So the first control node Q(n) and the output terminal OUT are pulled down to be at stably low voltage level. In the meantime, the scanning signal G(n) is at low voltage level.
  • FIG. 4 is a circuit diagram of a GOA circuit unit SR(n) according to a second embodiment of the present invention. Differing from FIG. 2 , all of the transistors in the GOA circuit unit SR(n) as shown in FIG. 4 are P-type metal oxide semiconductor (PMOS) transistors. The first fixed voltage V 1 is at low voltage level. The second fixed voltage V 2 is at high voltage level. The connection and operation of components as shown in FIG. 2 is the same as that as shown in FIG. 4 . This embodiment does not go into detail. Besides, it is understood by the people skilled in this field that the PMOS transistors can be substituted for some or all of the NMOS transistors based on the circuit proposed by the present invention for realizing the GOA circuit units with the same functions.
  • PMOS P-type metal oxide semiconductor
  • a holding module 200 is substituted for a capacitor in a conventional GOA circuit unit proposed by the present invention.
  • a first transistor T 1 and a second transistor T 2 in the holding module 200 holds the voltage imposed on the first control node Q(n) to be at high voltage level.
  • the transistor T 1 form a direct current passage between the first control node Q(n) and a first fixed voltage V 1 at high voltage level so the voltage imposed on the first control node Q(n) is not lowered due to electricity leakage.
  • the GOA circuit unit proposed by the present invention can resolve the problem of easy leakage of electricity, which frequently happens in the conventional GOA circuit unit comprising the capacitor.
  • the stability is highly ensured.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Optics & Photonics (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

A GOA circuit includes GOA circuit units. Each GOA circuit has a holding module A first transistor and a second transistor in the holding module holds the voltage imposed on the first control node to be at high voltage level. Also, the transistors form a direct current passage between the first control node and a first fixed voltage at high voltage level so the voltage imposed on the first control node is not lowered due to electricity leakage. The GOA circuit unit can resolve the problem of easy leakage of electricity. When the scanning signals are output by the GOA circuit unit, the stability is highly ensured.

Description

BACKGROUND OF THE INVENTION 1. Field of the Invention
The present invention relates to a liquid crystal display (LCD), and more particularly, to an LCD using a gate driver on array (GOA) circuit.
2. Description of the Prior Art
The technique to a GOA circuit is that a gate driver is fabricated on a substrate comprising a thin film transistor (TFT) array using the TFT-LCD array process for realizing the driving method of row-by-row scanning.
The GOA circuit comprises a plurality of GOA circuit units. A conventional GOA circuit unit is used for outputting a scanning signal by controlling the output of a gate voltage of the transistor (i.e., a Q node voltage). To ensure that the output transistor exactly conducts a signal pulse at high voltage level to a source from a drain for forming a pulse of a scanning signal, the conventional technique is that the output transistor is pre-charged so that the Q node voltage is charged to a high voltage level before the output transistor conducts the signal at high voltage level. To keep the Q node voltage at high voltage level for at least two clock pulses, a capacitor which stores the Q node voltage is adopted in the conventional technology. The capacitor is still electrically connected to other transistors in the GOA circuit unit at this time, so the charge stored in the capacitor tends to leak from other transistors. At last, leakage of electricity occurs. As a result, the Q node voltage is lowered, which causes the output transistor to fail to be turned on completely. Further, the output transistor fails to conduct the signal at high voltage level completely, and then an incomplete scanning signal pulse is formed.
Therefore, it is necessary to improve the conventional method of depositing the voltage at the Q node to the capacitor to prevent the leakage of electricity at the Q node.
SUMMARY OF THE INVENTION
In light of the problem mentioned above, an object of the present invention is to propose a GOA circuit and an LCD adopting the GOA circuit for resolving the problem happening in the conventional technology.
According to the present invention, a gate driver on array (GOA) circuit comprises a plurality of cascade-connected GOA circuit units. Each stage GOA circuit unit outputs a scanning signal from an output terminal according to a scanning signal, a first clock signal, and a second clock signal output by a previous two stage GOA circuit unit. Each stage GOA circuit unit comprises an input control module, a holding module, an output control module, a voltage regulating module, a pull-up module, and a pull-down holding module. The input control module is used for conducting when the scanning signal output by the a previous two stage GOA circuit unit is received. The holding module electrically connected to the input control module and a first control node, is used for holding a voltage level of the first control node. The holding module comprises a first transistor and a second transistor. The first transistor comprises a first control terminal electrically connected to the input control module, a first input terminal electrically connected to a first fixed voltage, and a first output terminal electrically connected to the first control node. The second transistor comprises a second control terminal and a second output terminal electrically connected to the first control node, and a second input terminal electrically connected to the input control module. The output control module electrically connected to the first control node, is used for controlling the output scanning signal based on voltage imposed on the first control node. The voltage regulating module electrically connected to the holding module, is used for preventing electricity leakage. The pull-up module electrically connected to the second control node, is used for holding the second control node at high voltage level when the second clock signal is received. The pull-down holding module electrically connected to the input control module, the holding module, the output control module, the pull-up module, and the voltage regulating module, is used for holding the second control node at low voltage level during a non-scan time period and for holding the scanning signal at low voltage level.
In one aspect of the present invention, the voltage regulating module comprises a third transistor. The third transistor comprises a third control electrode electrically connected to the first fixed voltage, a third input electrode electrically connected to the first control electrode of the first transistor, and a third output electrode electrically connected to the second control node.
In another aspect of the present invention, the pull-up module comprises a fourth transistor. The fourth transistor comprises a fourth control electrode electrically connected to the second clock signal, a fourth input electrode electrically connected to the first fixed voltage, and a fourth output electrode electrically connected to the second control node.
In another aspect of the present invention, the pull-down holding module comprises a fifth transistor, a sixth transistor, a seventh transistor, an eighth transistor, and a capacitor. The fifth transistor comprises a fifth control electrode electrically connected to the second clock signal, a fifth input electrode electrically connected to the third output electrode of the third transistor, and a fifth output electrode electrically connected to the second control node. The sixth transistor comprises a sixth control electrode electrically connected to the third output electrode of the third transistor, a sixth input electrode electrically connected to the second control node, and a sixth output electrode electrically connected to the second fixed voltage. The seventh transistor comprises a seventh control electrode electrically connected to the second control node, a seventh input electrode electrically connected to the first control node, and a seventh output electrode electrically connected to the second fixed voltage. The eighth transistor comprises an eighth control electrode electrically connected to the second control node, an eighth input electrode electrically connected to the output terminal, and an eighth output electrode electrically connected to the second fixed voltage. The capacitor comprises two terminals electrically connected to the second control node and the second fixed voltage.
In another aspect of the present invention, each of the transistors is an N-type metal oxide semiconductor (NMOS) transistor, the first fixed voltage is at high voltage level, and the second fixed voltage is at low voltage level.
In another aspect of the present invention, each of the transistors is a P-type metal oxide semiconductor (PMOS) transistor. The first fixed voltage is at low voltage level, and the second fixed voltage is at high voltage level.
In another aspect of the present invention, the input control module comprises a ninth transistor. The ninth transistor comprises a ninth control electrode and a ninth input electrode electrically connected to the scanning signal output by the a previous two stage GOA circuit unit and a ninth output electrode electrically connected to the first control electrode of the first transistor.
In still another aspect of the present invention, the output control module comprises a tenth transistor. The tenth transistor comprises a tenth control electrode electrically connected to the first control node, a tenth input electrode electrically connected to the first clock signal, and a tenth output electrode electrically connected to the output terminal.
In yet another aspect of the present invention, a pulse of the first clock signal and a pulse of the second clock signal never overlap with each other.
According to the present invention, a liquid crystal display comprises a source driver for outputting data signal to a plurality of pixel units to display grey levels, and a GOA circuit as disclosed above.
Compared with the conventional technology, a holding module is substituted for a capacitor in a GOA circuit unit proposed by the present invention. A first transistor and a second transistor in the holding module holds the voltage imposed on the first control node to be at high voltage level. Also, the transistors form a direct current passage between the first control node and a first fixed voltage at high voltage level so the voltage imposed on the first control node is not lowered due to electricity leakage. In conclusion, the GOA circuit unit proposed by the present invention can resolve the problem of easy leakage of electricity, which frequently happens in the conventional GOA circuit unit comprising the capacitor. When the scanning signals are output by the GOA circuit unit proposed by the present invention, the stability is highly ensured.
These and other features, aspects and advantages of the present disclosure will become understood with reference to the following description, appended claims and accompanying figures.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a functional block diagram of an LCD according a preferred embodiment of the present invention.
FIG. 2 is a circuit diagram of a GOA circuit unit according to a first embodiment of the present invention.
FIG. 3 is a timing diagram of various input signals, output signals, and node voltages as shown in FIG. 2.
FIG. 4 is a circuit diagram of a GOA circuit unit according to a second embodiment of the present invention.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Please refer to FIG. 1. FIG. 1 is a functional block diagram of an LCD 10 according a preferred embodiment of the present invention. The LCD 10 comprises a glass substrate 14, a timing controller 30, and a source driver 16. A plurality of pixels arranged in a matrix and a plurality of GOA circuits 12 arranged in matrices are disposed on the glass substrate 14. Each of the plurality of pixels comprises three pixel units 20, which represent three primary colors, that is, red (R), green (G), and blue (B). The timing controller 30 is used for generating clock signals CK1-CK4 and commencing signals STV1 and STV2. Each of the plurality of GOA circuits 12 outputs a scanning signal at regular intervals for turning on transistors 22 on each row successively. Meanwhile, the source driver 16 outputs a corresponding data signal to all of the pixel units 20 on one column so that all of the pixel units 20 on the column can be fully charged for showing diverse grayscales. When all of the pixel units 20 on the same row are fully charged, the scanning signal for the row is turned off by the GOA circuit 12. Then, the GOA circuit 12 outputs a scanning signal to turn on the transistors 22 on the next row. The source driver 16 charges and discharges the transistors 22 on the next row. According to the step, all of the pixel units 20 are fully charged in the end. Subsequently, the pixel units 20 on the first row are charged again. Take the LCD 10 with resolution of 1024×768 and a refresh frequency of 60 Hz for example. 1024×768×3 pixel units 20 are required. The show time of each image is about 1/60=16.67 ms. The GOA circuit 12 as shown in FIG. 1 comprises N GOA circuit units SR(1), . . . , SR(N) where N indicates 768.
Please refer to FIG. 1 and FIG. 2. FIG. 2 is a circuit diagram of a GOA circuit unit SR(n) according to a first embodiment of the present invention. To narrow down the non-display sections at both sides (i.e., the sections of the glass substrate 14 where the GOA circuits 12 are arranged), the GOA circuits 12 are arranged on two sides of the glass substrate 14. The GOA circuit 12 comprises a plurality of cascade-connected GOA circuit units SR(n) where n ranges from zero to N. Preferably, two GOA circuits 12 comprises GOA circuit units SR(1), SR(3), . . . , SR (767) generating odd scanning signals G(1), G(3), . . . , G(767) and GOA circuit units SR(2), SR(4), . . . , SR (768) generating even scanning signals G(2), G(4), . . . , G(768), respectively. When receiving the commencing signal STV1, the GOA circuit unit SR(1) generates a scanning signal G(1) according to the clock signals CK1 and CK2. When receiving the commencing signal STV2, the GOA circuit unit SR(2) generates a scanning signal G(2) according to the clock signals CK2 and CK3. In the following, each stage GOA circuit unit SR(n) outputs a scanning signal G(n) from the output terminal OUT according to a scanning signal G(n−2), a first clock signal CKV1, and a second clock signal CKV2 output by a previous two stage GOA circuit unit SR(n−2). The clock signal CKV1 and the second clock signal CKV2 represent two of the four clock signals CK1-CK4, respectively. The clock signals CK1-CK4 produce pulses alternatively, and the produced pulses never overlap temporally. Specifically, the GOA circuit units SR(1), SR(5), . . . , SR (N−3) generate the scanning signals G(1), G(5), . . . , G(N−3) according to the clock signals CK1 and CK2 (i.e., the first clock signal CKV1 and the second clock signal CKV2 as shown in FIG. 2). Also, the GOA circuit units SR(2), SR(6), . . . , SR (N−2) generate the scanning signals G(2), G(6), . . . , G(N−2) according to the clock signals CK2 and CK3 (i.e., the first clock signal CKV1 and the second clock signal CKV2 as shown in FIG. 2). Also, the GOA circuit units SR(3), SR(7), . . . , SR (N−1) generate the scanning signals G(3), G(7), . . . , G(N−1) according to the clock signals CK3 and CK4 (i.e., the first clock signal CKV1 and the second clock signal CKV2 as shown in FIG. 2). Also, the GOA circuit units SR(4), SR(8), . . . , SR (N) generate the scanning signals G(4), G(8), . . . , G(N) according to the clock signals CK4 and CK1 (i.e., the first clock signal CKV1 and the second clock signal CKV2 as shown in FIG. 2).
Each stage GOA circuit unit SR(n) comprises an input control module 100, a holding module 200, an output control module 300, a voltage regulating module 400, a pull-up module 500, and a pull-down holding module 600. The input control module 100 is used for conducting when receiving the scanning signal G(n−2) output by the a previous two stage GOA circuit unit SR(n−2). The holding module 200 is electrically connected to the input control module 100 and a first control node Q(n) and used for holding the voltage level of the first control node Q(n). The output control module 300 is electrically connected to the first control node Q(n) and used for controlling the output scanning signal G(n) based on the voltage imposed on the first control node Q(n). The voltage regulating module 400 is electrically connected to the holding module 200 and used for preventing electricity leakage. The pull-up module 500 is electrically connected to the second control node P(n) and used for holding the second control node P(n) at high voltage level when receiving the second clock signal CKV2. The pull-down holding module 600 is electrically connected to the input control module 100, the holding module 200, the output control module 300, the pull-up module 500, and the voltage regulating module 400 and used for holding the second control node P(n) at low voltage level during a non-scan time period and holding the output scanning signal G(n) at low voltage level.
The holding module 200 comprises a first transistor T1 and a second transistor T2. The first transistor T1 comprises a first control terminal electrically connected to the input control module 100, a first input terminal electrically connected to a first fixed voltage V1, and a first output terminal electrically connected to the first control node Q(n). The second transistor T2 comprises a second control terminal and a second output terminal electrically connected to the first control node Q(n) and a second input terminal electrically connected to the input control module 100.
The voltage regulating module 400 comprises a third transistor T3. The third transistor T3 comprises a third control electrode electrically connected to the first fixed voltage V1, a third input electrode electrically connected to a first control electrode of the first transistor T1, and a third output electrode electrically connected to the second control node P(n).
The pull-up module 500 comprises a fourth transistor T4. The fourth transistor T4 comprises a fourth control electrode electrically connected to the second clock signal CKV2, a fourth input electrode electrically connected to the first fixed voltage V1, and a fourth output electrode electrically connected to the second control node P(n).
The pull-down holding module 600 comprises a fifth transistor T5, a sixth transistor T6, a seventh transistor T7, an eighth transistor T8, and a capacitor C. The fifth transistor T5 comprises a fifth control electrode electrically connected to the second clock signal CKV2, a fifth input electrode electrically connected to the third output electrode of the third transistor T3, and a fifth output electrode electrically connected to the second fixed voltage V2. The sixth transistor T6 comprises a sixth control electrode electrically connected to the third output electrode of the third transistor T3, a sixth input electrode electrically connected to the second control node P(n), and a sixth output electrode electrically connected to the second fixed voltage V2. The seventh transistor T7 comprises a seventh control electrode electrically connected to the second control node P(n), a seventh input electrode electrically connected to the first control node Q(n), and a seventh output electrode electrically connected to the second fixed voltage V2. The eighth transistor T8 comprises an eighth control electrode electrically connected to the second control node P(n), an eighth input electrode electrically connected to the output terminal OUT, and an eighth output electrode electrically connected to the second fixed voltage V2. The capacitor C comprises two terminals electrically connected to the second control node P(n) and the second fixed voltage V2.
The input control module 100 comprises a ninth transistor T9. The ninth transistor T9 comprises a ninth control electrode and a ninth input electrode electrically connected to the scanning signal G(n−2) output by the a previous two stage GOA circuit unit SR(n−2) and a ninth output electrode electrically connected to the first control electrode of the first transistor T1.
The output control module 300 comprises a tenth transistor T10. The tenth transistor T10 comprises a tenth control electrode electrically connected to the first control node Q(n), a tenth input electrode electrically connected to the first clock signal CKV1, and a tenth output electrode electrically connected to the output terminal OUT.
All of the transistors in the GOA circuit unit SR(n) as shown in FIG. 2 are N-type metal oxide semiconductor (NMOS) transistors. Preferably, the control electrode, the input electrode, and the output electrode of each of the transistors T1-T10 are the gate, the drain, and the source of each of the transistors T1-T10, respectively. The first fixed voltage V1 is at high voltage level. The second fixed voltage V2 is at low voltage level. The input electrode and the output electrode of each of the transistors T1-T10 can also be the source and the drain of the transistor, respectively.
Please refer to FIG. 3 as well. FIG. 3 is a timing diagram of various input signals, output signals, and node voltages as shown in FIG. 2. The time periods when each of the GOA circuit units SR(n) receives the scanning signal G(n−2) and then outputs the scanning signal G(n) are called scan time periods, that is, t1-t3 shown in FIG. 3. The remaining time periods are called non-scan time periods. Each of the scan time periods is divided into a pre-charge time period (t1-t2) and a pulse output time period (t3). For better explanation, this embodiment details the GOA circuit unit SR(n) using the clock signals CK1 and CK2 (the first clock signal CKV1 and the second clock signal CKV2, respectively).
During the time period of t1, the ninth control electrode of the ninth transistor T9 receives the scanning signal G(n−2) at high voltage level. The scanning signal G(n−2) is transmitted to the first control electrode of the first transistor T1 by the ninth transistor T9 for turning on the first transistor T1. So the first transistor T1 is turned on, and the fixed voltage V1 at high voltage level is output to the first control node Q(n). Meanwhile, the fifth control electrode of the fifth transistor T5 receives the first fixed voltage V1 at high voltage level, and the scanning signal G(n−2) at high voltage level is transmitted to the eighth control electrode of the eighth transistor T8. So the eighth transistor T8 is turned on, and the first fixed voltage V2 at low voltage level is output to the second control node P(n). Meanwhile, the fourth transistor T4 is turned on, and the first clock signal CKV1 at low voltage level is transmitted to the output terminal OUT, so the scanning signal G(n) is at low voltage level.
During the time period of t2, the first transistor T1 and the eighth transistor T8 are not turned on. The first transistor T1 and the second transistor T2 in the holding module 200 hold the voltage imposed on the first control node Q(n) at high voltage level. Because the first transistor T1 forms a direct current passage between the first control node Q(n) and the first fixed voltage V1 at high voltage level, the voltage imposed on the first control node Q(n) is prevented from lowered due to electricity leakage. In the meantime, the fourth transistor T4 is conducted, and the first clock CKV1 at low voltage level is transmitted to the output terminal OUT. So the scanning signal G(n) is at low voltage level.
While the fourth control electrode of the fourth transistor T4 receives the held first control node Q(n) at high voltage level during the time period of t3, the first clock signal CKV1 at high voltage level is transmitted to the output terminal OUT for forming the pulse of the scanning signal G(n).
During the time period of t4, the fourth transistor T4 and the fifth transistor T5 are turned on because of the second clock signal CKV2 at high voltage level. The first fixed voltage V1 at high voltage level is transmitted to the second control node P(n). The seventh control electrode of the seventh transistor T7 and the eighth control electrode of the eighth transistor T8 are turned on because of the second control node P(n) at high voltage level. So the first control node Q(n) and the output terminal OUT are pulled down to be at stably low voltage level. In the meantime, the scanning signal G(n) is at low voltage level.
Please refer to FIG. 4. FIG. 4 is a circuit diagram of a GOA circuit unit SR(n) according to a second embodiment of the present invention. Differing from FIG. 2, all of the transistors in the GOA circuit unit SR(n) as shown in FIG. 4 are P-type metal oxide semiconductor (PMOS) transistors. The first fixed voltage V1 is at low voltage level. The second fixed voltage V2 is at high voltage level. The connection and operation of components as shown in FIG. 2 is the same as that as shown in FIG. 4. This embodiment does not go into detail. Besides, it is understood by the people skilled in this field that the PMOS transistors can be substituted for some or all of the NMOS transistors based on the circuit proposed by the present invention for realizing the GOA circuit units with the same functions.
Compared with the conventional technology, a holding module 200 is substituted for a capacitor in a conventional GOA circuit unit proposed by the present invention. A first transistor T1 and a second transistor T2 in the holding module 200 holds the voltage imposed on the first control node Q(n) to be at high voltage level. Also, the transistor T1 form a direct current passage between the first control node Q(n) and a first fixed voltage V1 at high voltage level so the voltage imposed on the first control node Q(n) is not lowered due to electricity leakage. In conclusion, the GOA circuit unit proposed by the present invention can resolve the problem of easy leakage of electricity, which frequently happens in the conventional GOA circuit unit comprising the capacitor. When the scanning signals are output by the GOA circuit unit proposed by the present invention, the stability is highly ensured.
While the present invention has been described in connection with what is considered the most practical and preferred embodiments, it is understood that this invention is not limited to the disclosed embodiments but is intended to cover various arrangements made without departing from the scope of the broadest interpretation of the appended claims.

Claims (18)

What is claimed is:
1. A gate driver on array (GOA) circuit, comprising:
a plurality of cascade-connected GOA circuit units, each stage GOA circuit unit outputting a scanning signal from an output terminal according to a scanning signal, a first clock signal, and a second clock signal output by a previous two stage GOA circuit unit, and each stage GOA circuit unit comprising:
an input control module, for conducting when the scanning signal output by the previous two stage GOA circuit unit is received;
a holding module, electrically connected to the input control module and a first control node, for holding a voltage level of the first control node, comprising:
a first transistor, comprising a first control terminal electrically connected to the input control module, a first input terminal electrically connected to a first fixed voltage, and a first output terminal electrically connected to the first control node; and
a second transistor, comprising a second control terminal and a second output terminal electrically connected to the first control node, and a second input terminal electrically connected to the input control module;
an output control module, electrically connected to the first control node, for controlling the output scanning signal based on voltage imposed on the first control node;
a voltage regulating module, electrically connected to the holding module, for preventing electricity leakage;
a pull-up module, electrically connected to a second control node, for holding the second control node at high voltage level when the second clock signal is received; and
a pull-down holding module, electrically connected to the holding module, the output control module, the pull-up module, and the voltage regulating module, for holding the second control node at low voltage level during a non-scan time period and for holding the scanning signal at low voltage level.
2. The GOA circuit of claim 1, wherein the voltage regulating module comprises a third transistor, and the third transistor comprises a third control electrode electrically connected to the first fixed voltage, a third input electrode electrically connected to the first control electrode of the first transistor, and a third output electrode electrically connected to the second control node.
3. The GOA circuit of claim 2, wherein the pull-up module comprises a fourth transistor, and the fourth transistor comprises a fourth control electrode electrically connected to the second clock signal, a fourth input electrode electrically connected to the first fixed voltage, and a fourth output electrode electrically connected to the second control node.
4. The GOA circuit of claim 3, wherein the pull-down holding module comprises:
a fifth transistor, comprising a fifth control electrode electrically connected to the second clock signal, a fifth input electrode electrically connected to the third output electrode of the third transistor, and a fifth output electrode electrically connected to the second control node;
a sixth transistor, comprising a sixth control electrode electrically connected to the third output electrode of the third transistor, a sixth input electrode electrically connected to the second control node, and a sixth output electrode electrically connected to the second fixed voltage;
a seventh transistor, comprising a seventh control electrode electrically connected to the second control node, a seventh input electrode electrically connected to the first control node, and a seventh output electrode electrically connected to the second fixed voltage;
an eighth transistor, comprising an eighth control electrode electrically connected to the second control node, an eighth input electrode electrically connected to the output terminal, and an eighth output electrode electrically connected to the second fixed voltage; and
a capacitor, comprising two terminals electrically connected to the second control node and the second fixed voltage.
5. The GOA circuit of claim 4, wherein each of the transistors is an N-type metal oxide semiconductor (NMOS) transistor, the first fixed voltage is at high voltage level, and the second fixed voltage is at low voltage level.
6. The GOA circuit of claim 4, wherein each of the transistors is a P-type metal oxide semiconductor (PMOS) transistor, the first fixed voltage is at low voltage level, and the second fixed voltage is at high voltage level.
7. The GOA circuit of claim 1, wherein the input control module comprises a ninth transistor, and the ninth transistor comprises a ninth control electrode and a ninth input electrode electrically connected to the scanning signal output by the previous two stage GOA circuit unit and a ninth output electrode electrically connected to the first control electrode of the first transistor.
8. The GOA circuit of claim 1, wherein the output control module comprises a tenth transistor, and the tenth transistor comprises a tenth control electrode electrically connected to the first control node, a tenth input electrode electrically connected to the first clock signal, and a tenth output electrode electrically connected to the output terminal.
9. The GOA circuit of claim 1, wherein a pulse of the first clock signal and a pulse of the second clock signal never overlap with each other.
10. A liquid crystal display comprising:
a source driver, for outputting data signal to a plurality of pixel units to display grey levels; and
a gate driver on array (GOA) circuit, comprising:
a plurality of cascade-connected GOA circuit units, each stage GOA circuit unit outputting a scanning signal from an output terminal according to a scanning signal, a first clock signal, and a second clock signal output by a previous two stage GOA circuit unit, and each stage GOA circuit unit comprising:
an input control module, for conducting when the scanning signal output by the previous two stage GOA circuit unit is received;
a holding module, electrically connected to the input control module and a first control node, for holding a voltage level of the first control node, comprising:
a first transistor, comprising a first control terminal electrically connected to the input control module, a first input terminal electrically connected to a first fixed voltage, and a first output terminal electrically connected to the first control node; and
a second transistor, comprising a second control terminal and a second output terminal electrically connected to the first control node, and a second input terminal electrically connected to the input control module;
an output control module, electrically connected to the first control node, for controlling the output scanning signal based on voltage imposed on the first control node;
a voltage regulating module, electrically connected to the holding module, for preventing electricity leakage;
a pull-up module, electrically connected to a second control node, for holding the second control node at high voltage level when the second clock signal is received; and
a pull-down holding module, electrically connected to the holding module, the output control module, the pull-up module, and the voltage regulating module, for holding the second control node at low voltage level during a non-scan time period and for holding the scanning signal at low voltage level.
11. The liquid crystal display of claim 10, wherein the voltage regulating module comprises a third transistor, and the third transistor comprises a third control electrode electrically connected to the first fixed voltage, a third input electrode electrically connected to the first control electrode of the first transistor, and a third output electrode electrically connected to the second control node.
12. The liquid crystal display of claim 11, wherein the pull-up module comprises a fourth transistor, and the fourth transistor comprises a fourth control electrode electrically connected to the second clock signal, a fourth input electrode electrically connected to the first fixed voltage, and a fourth output electrode electrically connected to the second control node.
13. The liquid crystal display of claim 12, wherein the pull-down holding module comprises:
a fifth transistor, comprising a fifth control electrode electrically connected to the second clock signal, a fifth input electrode electrically connected to the third output electrode of the third transistor, and a fifth output electrode electrically connected to the second control node;
a sixth transistor, comprising a sixth control electrode electrically connected to the third output electrode of the third transistor, a sixth input electrode electrically connected to the second control node, and a sixth output electrode electrically connected to the second fixed voltage;
a seventh transistor, comprising a seventh control electrode electrically connected to the second control node, a seventh input electrode electrically connected to the first control node, and a seventh output electrode electrically connected to the second fixed voltage;
an eighth transistor, comprising an eighth control electrode electrically connected to the second control node, an eighth input electrode electrically connected to the output terminal, and an eighth output electrode electrically connected to the second fixed voltage; and
a capacitor, comprising two terminals electrically connected to the second control node and the second fixed voltage.
14. The liquid crystal display of claim 13, wherein each of the transistors is an N-type metal oxide semiconductor (NMOS) transistor, the first fixed voltage is at high voltage level, and the second fixed voltage is at low voltage level.
15. The liquid crystal display of claim 13, wherein each of the transistors is a P-type metal oxide semiconductor (PMOS) transistor, the first fixed voltage is at low voltage level, and the second fixed voltage is at high voltage level.
16. The liquid crystal display of claim 10, wherein the input control module comprises a ninth transistor, and the ninth transistor comprises a ninth control electrode and a ninth input electrode electrically connected to the scanning signal output by the previous two stage GOA circuit unit and a ninth output electrode electrically connected to the first control electrode of the first transistor.
17. The liquid crystal display of claim 10, wherein the output control module comprises a tenth transistor, and the tenth transistor comprises a tenth control electrode electrically connected to the first control node, a tenth input electrode electrically connected to the first clock signal, and a tenth output electrode electrically connected to the output terminal.
18. The liquid crystal display of claim 10, wherein a pulse of the first clock signal and a pulse of the second clock signal never overlap with each other.
US15/021,461 2016-01-07 2016-02-26 Gate driver on array circuit and liquid crystal display using the same Active US10262618B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201610007794 2016-01-07
CN201610007794.3A CN105448266B (en) 2016-01-07 2016-01-07 Gate driving circuit and the liquid crystal display using gate driving circuit
CN201610007794.3 2016-01-07
PCT/CN2016/074677 WO2017117855A1 (en) 2016-01-07 2016-02-26 Gate driver on array circuit and liquid crystal display using same

Publications (2)

Publication Number Publication Date
US20180301107A1 US20180301107A1 (en) 2018-10-18
US10262618B2 true US10262618B2 (en) 2019-04-16

Family

ID=55558377

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/021,461 Active US10262618B2 (en) 2016-01-07 2016-02-26 Gate driver on array circuit and liquid crystal display using the same

Country Status (3)

Country Link
US (1) US10262618B2 (en)
CN (1) CN105448266B (en)
WO (1) WO2017117855A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109300445B (en) * 2018-12-05 2021-11-30 惠科股份有限公司 Array substrate row driving circuit and display device
CN114822356A (en) * 2022-04-24 2022-07-29 京东方科技集团股份有限公司 Shift register, grid drive circuit and display device

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060007085A1 (en) * 2004-05-31 2006-01-12 Lg.Philips Lcd Co. Ltd. Liquid crystal display panel with built-in driving circuit
US8558586B1 (en) * 2012-08-30 2013-10-15 Infineon Technologies Ag Circuit arrangement for driving transistors in bridge circuits
US20140093028A1 (en) * 2012-04-13 2014-04-03 Boe Technology Group Co., Ltd. Shift register unit and driving method thereof, shift register and display apparatus
US20140169518A1 (en) * 2012-12-13 2014-06-19 Hefei Boe Optoelectronics Technology Co., Ltd. Shift rgister unit, gate driver, and display device
US20140192039A1 (en) * 2012-03-09 2014-07-10 Shijun Wang Shift register unit, shift register circuit, array substrate and display device
US20150228240A1 (en) * 2014-02-12 2015-08-13 Samsung Display Co., Ltd. Gate driving circuit and display device having the same
US20160268004A1 (en) * 2013-04-10 2016-09-15 Boe Technology Group Co., Ltd. Shift register unit and gate driving circuit
US20160372063A1 (en) * 2015-01-04 2016-12-22 Ordos Yuansheng Optoelectronics Co., Ltd. Shift register unit and driving method thereof, gate driving circuit and display apparatus
US20170186393A1 (en) * 2015-04-09 2017-06-29 Boe Technology Group Co., Ltd. Shift register unit, gate drive device and display device
US20170236482A1 (en) * 2013-09-27 2017-08-17 Japan Display Inc. Gate signal line drive circuit and display device

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4993544B2 (en) * 2005-03-30 2012-08-08 三菱電機株式会社 Shift register circuit
TWI349906B (en) * 2006-09-01 2011-10-01 Au Optronics Corp Shift register, shift register array circuit, and display apparatus
CN101369460B (en) * 2008-10-15 2012-08-22 友达光电股份有限公司 Shift buffer
CN102012591B (en) * 2009-09-04 2012-05-30 北京京东方光电科技有限公司 Shift register unit and liquid crystal display gate drive device
CN102044304A (en) * 2009-10-10 2011-05-04 奇美电子股份有限公司 Shift register circuit and display module
CN102783030B (en) * 2010-03-02 2016-01-13 株式会社半导体能源研究所 Output of pulse signal circuit and shift register
CN104732904B (en) * 2013-12-20 2017-05-10 北京大学深圳研究生院 Display device and gate drive circuit and gate drive unit circuit thereof
CN104091577B (en) * 2014-07-15 2016-03-09 深圳市华星光电技术有限公司 Be applied to the gate driver circuit of 2D-3D signal setting
TWI537912B (en) * 2014-07-21 2016-06-11 友達光電股份有限公司 Shift register and flat panel display using the same
CN104282285B (en) * 2014-10-29 2016-06-22 京东方科技集团股份有限公司 Shift-register circuit and driving method, gate driver circuit, display device
CN105118464B (en) * 2015-09-23 2018-01-26 深圳市华星光电技术有限公司 A kind of GOA circuits and its driving method, liquid crystal display

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060007085A1 (en) * 2004-05-31 2006-01-12 Lg.Philips Lcd Co. Ltd. Liquid crystal display panel with built-in driving circuit
US20140192039A1 (en) * 2012-03-09 2014-07-10 Shijun Wang Shift register unit, shift register circuit, array substrate and display device
US20140093028A1 (en) * 2012-04-13 2014-04-03 Boe Technology Group Co., Ltd. Shift register unit and driving method thereof, shift register and display apparatus
US8558586B1 (en) * 2012-08-30 2013-10-15 Infineon Technologies Ag Circuit arrangement for driving transistors in bridge circuits
US20140169518A1 (en) * 2012-12-13 2014-06-19 Hefei Boe Optoelectronics Technology Co., Ltd. Shift rgister unit, gate driver, and display device
US20160268004A1 (en) * 2013-04-10 2016-09-15 Boe Technology Group Co., Ltd. Shift register unit and gate driving circuit
US20170236482A1 (en) * 2013-09-27 2017-08-17 Japan Display Inc. Gate signal line drive circuit and display device
US20150228240A1 (en) * 2014-02-12 2015-08-13 Samsung Display Co., Ltd. Gate driving circuit and display device having the same
US20160372063A1 (en) * 2015-01-04 2016-12-22 Ordos Yuansheng Optoelectronics Co., Ltd. Shift register unit and driving method thereof, gate driving circuit and display apparatus
US20170186393A1 (en) * 2015-04-09 2017-06-29 Boe Technology Group Co., Ltd. Shift register unit, gate drive device and display device

Also Published As

Publication number Publication date
WO2017117855A1 (en) 2017-07-13
US20180301107A1 (en) 2018-10-18
CN105448266B (en) 2018-01-12
CN105448266A (en) 2016-03-30

Similar Documents

Publication Publication Date Title
US10068542B2 (en) Gate driver on array circuit and liquid crystal display using the same
US11263942B2 (en) Shift register unit and driving method thereof, gate driving circuit, and display device
US9779684B2 (en) Gate driver on array circuit and display using the same
US9786242B2 (en) Gate driver on array circuit and display using the same
US10008166B2 (en) Gate driver on array circuit
US9966029B2 (en) Gate driver on array circuit and display using gate driver on array circuit
US11024245B2 (en) Gate driver and display device using the same
US8493309B2 (en) Shift register circuit and image display comprising the same
US9318071B2 (en) Display device
US8749469B2 (en) Display device for reducing parasitic capacitance with a dummy scan line
US8175215B2 (en) Shift register
US8514163B2 (en) Display apparatus including a gate driving part having a transferring stage and an output stage and method for driving the same
US9792871B2 (en) Gate driver on array circuit and liquid crystal display adopting the same
US10078993B2 (en) Gate driver on array substrate and liquid crystal display adopting the same
JP2015018064A (en) Display device
US6445371B1 (en) Liquid crystal display device having a circuit for canceling threshold voltage shift of the thin film transistor
US10121443B2 (en) Display panel and display device
US20200126466A1 (en) Display device
US10297217B2 (en) Liquid crystal display and the driving circuit thereof
US8115716B2 (en) Liquid crystal display device and its drive method
US20200394976A1 (en) Scanning signal line drive circuit and display device provided with same
KR100389027B1 (en) Liquid Crystal Display and Driving Method Thereof
WO2012147637A1 (en) Liquid crystal display device
US10262618B2 (en) Gate driver on array circuit and liquid crystal display using the same
KR102135928B1 (en) A shift register and method for manufacturing the same, and an image display device using the shift register

Legal Events

Date Code Title Description
AS Assignment

Owner name: WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., L

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHAO, MANG;CHEN, GUI;REEL/FRAME:047664/0845

Effective date: 20160107

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4