TWM523147U - 指紋感測單元及指紋感測模組 - Google Patents

指紋感測單元及指紋感測模組 Download PDF

Info

Publication number
TWM523147U
TWM523147U TW104218622U TW104218622U TWM523147U TW M523147 U TWM523147 U TW M523147U TW 104218622 U TW104218622 U TW 104218622U TW 104218622 U TW104218622 U TW 104218622U TW M523147 U TWM523147 U TW M523147U
Authority
TW
Taiwan
Prior art keywords
layer
fingerprint sensing
sensing unit
conductive ring
carrier
Prior art date
Application number
TW104218622U
Other languages
English (en)
Inventor
Wei-Ting Lin
Shin-Chun Kuo
Original Assignee
Metrics Technology Co Ltd J
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Metrics Technology Co Ltd J filed Critical Metrics Technology Co Ltd J
Priority to TW104218622U priority Critical patent/TWM523147U/zh
Priority to US15/156,950 priority patent/US10061965B2/en
Publication of TWM523147U publication Critical patent/TWM523147U/zh
Priority to US16/050,653 priority patent/US20180336393A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
    • G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
    • G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
    • G06V40/12—Fingerprints or palmprints
    • G06V40/13—Sensors therefor
    • G06V40/1329—Protecting the fingerprint sensor against damage caused by the finger
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13075—Plural core members
    • H01L2224/1308—Plural core members being stacked
    • H01L2224/13082—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/17181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/2901—Shape
    • H01L2224/29011—Shape comprising apertures or cavities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73207—Bump and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/8185—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15158—Shape the die mounting substrate being other than a cuboid

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Human Computer Interaction (AREA)
  • Multimedia (AREA)
  • Theoretical Computer Science (AREA)
  • Image Input (AREA)
  • Measurement Of Length, Angles, Or The Like Using Electric Or Magnetic Means (AREA)

Description

指紋感測單元及指紋感測模組
一種指紋感測單元及指紋感測模組，特別是指一種具有透光覆蓋層之指紋感測單元及模組。
隨著科技的發展，行動電話、個人筆記型電腦或平板等電子系統已經成為了生活中必備之工具，而這些電子系統內部儲存的資訊如通訊錄、相片等日異增加，具有相當個人化的特點。因此，為避免重要資訊遭到遺失或是盜用等情況，在電子系統搭載指紋辨識裝置已蔚為趨勢。
目前常見的具指紋辨識功能之電子系統是在電子系統的其中一面開設槽孔，而後將指紋辨識晶片設置於所述槽孔內並使用模封材料覆蓋。然，於製備工序中，需於原本的電子系統的製備工序中進行額外多道形成裝設指紋辨識晶片之工序，以使電子系統能夠具有指紋辨識功能。
本創作提出一種指紋感測單元，包含載板、指紋感測晶片、模封層、黏著層以及透光覆蓋層。指紋感測晶片設置於載板的表面上且與載板電性連接。模封層覆蓋指紋感測晶片。黏著層位於透光覆蓋層和模封層之間。
於一實施例中，所述指紋感測單元更包括色彩層，色彩層位於透光覆蓋層與黏著層之間。
於一實施例中，所述指紋感測單元更包括外部導電環體，外部導電環體環繞於模封層且透過載板與該指紋感測晶片電性連接。
於上述實施例中，所述外部導電環體與載板之底面上的金手指佈線圖案層或載板之側面所裸露之金屬層電性連接。
於上述實施例中，所述外部導電環體包括接著層以及導體層，接著層位於導體層與模封層之間，接著層與模封層接觸，而導體層與接著層接觸。
於上述實施例中，所述外部導電環體更包括隔離層，該導體層位於該隔離層與該接著層之間。
於一實施例中，所述指紋感測單元更包括內部導電環體，而內部導電環體位於透光覆蓋層與模封層之間且與指紋感測晶片電性連接。
於上述實施例中，所述指紋感測單元更包括凸塊，凸塊設置於指紋感測晶片上且與內側導電環體電性連接。
於一實施例中，所述指紋感測單元更包括內部導電環體，而內部導電環體位於透光覆蓋層與模封層之間且與指紋感測晶片電性連接，黏著層位於透光覆蓋層之下，且黏著層配置於內部導電環內側且接觸指紋感測晶片。
於一實施例中，所述指紋感測單元更包括內部導電環，而內部導電環位於透光覆蓋層與模封層之間且與指紋感測晶片電性連接，黏著層位於透光覆蓋層與模封層之間，且黏著層配置於內部導電環內側且接觸該模封層。
於一實施例中，所述指紋感測單元更包括內部導電環及外部導電環體，而內部導電環位於透光覆蓋層與模封層之間且與指紋感測晶片電性連接，而外部導電環體環繞於模封層且與模封層之至少一側面所裸露之內部導電環體電性連接。
本創作提出一種指紋感測單元，包含載板、指紋感測晶片、黏著層、透光覆蓋層以及填充層。指紋感測晶片設置於載板的表面上且與載板電性連接。透光覆蓋層位於黏著層上。填充層位於黏著層下且圍繞於指紋感測晶片周圍，且填充層位於黏著層與載板之間。
於上述實施例中，所述指紋感測單元更包括模封層，模封層包覆部分的透光覆蓋層、部分的填充層以及部分的載板。
本創作提出一種指紋感測模組，包含指紋感測單元以及電路基板。電路基板設置於指紋感測單元的載板的底面之下且與載板電性連接。
於一實施例中，所述指紋感測模組之指紋感測單元更包括外部導電環體，外部導電環體與載板之底面上的金手指佈線圖案層電性連接。
於上述實施例中，所述電路基板與金手指佈線圖案層電性連接。
於上述實施例中，所述外部導電環體包括一接著層、一導體層以及一隔離層，該接著層與該模封層接觸，該導體層位於該隔離層與該接著層之間。
於上述實施例中，所述指紋感測模組更包括導電框，導電框環環繞於模封層周圍且與隔離層接觸，導電框與電路基板電性連接以使導電框接地。
於上述實施例中，所述導電框包括一環簷，隔離層配置於導電層上且延伸至透光覆蓋層的表面，環簷與隔離層接觸且往導電框的中心延伸，且環簷遮蔽覆蓋於表面的隔離層。
綜上所述，透過上述之實施例，本創作實施例之指紋感測單元可以透過黏著層將透光覆蓋層設置於包覆有指紋感測晶片的模封層上或者是將透光覆蓋層設置於指紋感測晶片上，而形成一獨立指紋感測單元。
此外，本創作之一實施例的外部導電環體環繞模封層周圍且與模封層之側面接觸，外部導電環體可以包括透過濺鍍或蒸鍍等方式所形成的接著層以及導體層，藉由載板的底面的金手指佈線圖案與指紋感測晶片電性連接。依不同產品需求，外部導電環體可以更包括一隔離層。本創作之另一實施例的內部導電環體位於透光覆蓋層下且與裸露於模封層的平面的部分凸塊接觸，從而與指紋感測晶片電性連接。據此，本創作指紋感測單元的產品設計的彈性得以增加。
進一步地，指紋感測模組包括指紋感測單元以及與指紋感測單元電性連接的電路基板。電路基板與指紋感測單元的載板底面上的金手指佈線圖案電性連接。此外，指紋感測模組可以更包括一框設於指紋感測單元的導電框。導電框與外部導電環體的隔離層接觸，依此，來自指紋感測晶片的訊號不會透過導體層之側面傳遞至導電框。此外，導電框與設置於電路基板之接地墊電性連接，從而導電框能夠接地以改善靜電放電的情況。與習知技術相比，本創作之指紋感測模組為獨立的封裝模組，能夠便於裝設於需具有指紋辨識功能的電子系統，例如是智慧型手機、筆記型電腦等。而無需於製備工序中，於具有指紋辨識功能的系統上進行裝設指紋辨識晶片之工序，避免額外多道形成步驟。
以下在實施方式中詳細敘述本創作之詳細特徵以及優點，其內容足以使任何熟習相關技藝者瞭解本創作之技術內容並以據以實施，且根據本說明書所揭露之內容、申請專利範圍及圖式，任何熟習相關技藝者可輕易地理解本創作相關之目的及優點。
第1圖是本創作第一實施例的指紋感測單元的剖面結構示意圖。指紋感測單元100(在優先權母案以具透明覆蓋材料之指紋感測裝置稱之)包括載板110(在優先權母案以基板稱之)、指紋感測晶片120、模封層130以及透光覆蓋層140。指紋感測晶片120設置在載板110上，透光覆蓋層140覆蓋於指紋感測晶片120上，並透過模封層130來進行封裝。
載板110用以作為指紋感測晶片120所配置的載體（carrier），於實務上，載板110可以是一積體電路載板(integrated circuit carrier，IC carrier)，而設置於載板110之表面S1的電路佈線圖形（未繪示）可依照指紋感測晶片120的電性連接需求而設計。
指紋感測晶片120配置於載板110的表面S1上且與載板110電性連接。於本實施例中，指紋感測晶片120透過導線W1以打線方式（wire bonding）與載板110電性連接。不過，於其他實施例中，指紋感測晶片120也可以是透過其他方式與載板110電性連接。例如是在指紋感測晶片120上設置凸塊(bump)(未繪示)以覆晶接合方式（flip chip）與載板110的電路電性連接。本創作並不對指紋感測晶片120的配置方式加以限定。
模封層130包覆指紋感測晶片120以及導線W1，並且延伸覆蓋到載板110局部的表面S1。模封層130具有一平面132a以及至少一側面132b，而側面132b位於平面132a周圍且與平面132a連接。一般來說，模封層130的材料是環氧模封化合物(Epoxy Molding Compound, EMC)、酚醛樹脂(Phenolics)或是矽樹脂(Silicones)等。
透光覆蓋層140配置於指紋感測晶片120上。於本實施例中，透光覆蓋層140亦位於模封層130的平面132a。透光覆蓋層140可以是玻璃基板、塑膠基板或是藍寶石基板等。值得說明的是，透光覆蓋層140為一可透光之基材，其透光度視透光覆蓋層140的材料之允許光穿透的屬性而呈現出半透明或是透明。
黏著層160位於模封層130與色彩層150之間。具體而言，黏著層160具有黏性，為一黏著材料，從而附著有色彩層150的透光覆蓋層140可以藉由黏著層160而黏著在模封層130的平面132a。
指紋感測單元100可選擇性地包括色彩層150，色彩層150配置於透光覆蓋層140上且位於模封層130與透光覆蓋層140之間。於實務上，色彩層150為一顏色塗料，能夠呈現出多種顏色，例如但不限於是紅色、白色、銀色或者是黑色等。由於透光覆蓋層140為一可透光之基材，因而顯示出透光覆蓋層140下方色彩層150的顏色，所以色彩層150可以提供指紋感測單元100的顏色，且色彩層150的顏色可以根據實際需求而做調整，本創作的色彩層150的顏色並不限於上述舉例，且該透光覆蓋層150可視感測單元的外觀需求，決定是否覆蓋於色彩層150上。
在本實施例中，指紋感測單元100的製造方法可以是在載板110上設置至少一指紋感測晶片120，。而且指紋感測晶片120可以藉由多種方式與載板110電性連接，而在第一實施例中以打線方式為例。接著，將模封層130設置於載板110上，模封層130包覆指紋感測晶片120以及導線W1，並且延伸覆蓋到載板110局部的表面S1。此外，將色彩層150配置於透光覆蓋層140上，且將黏著層160配置於色彩層150上，而後將附著有色彩層150的透光覆蓋層140藉由黏著層160而黏著在模封層130的平面132a。接著，可以透過刀具或是使用雷射進行單體化切割，以將模封層130與載板110切割成多個單元，所述單元大致上即為指紋感測單元100。
第2A圖為本創作第二實施例的指紋感測單元的剖面結構示意圖。第二實施例的指紋感測單元200與第一實施例的指紋感測單元100二者結構相似。指紋感測單元200包括一外部導電環體270，外部導電環體270環繞模封層130周圍且與模封層130之側面132b接觸，外部導電環體270透過載板110的電路佈線圖形與指紋感測晶片120電性連接。於本實施例中，載板110之底面S2上的金手指佈線圖案(gold finger)F1延伸至載板110之底面S2的邊緣，從而覆蓋於模封層130之側面132b的外部導電環體270能夠與金手指佈線圖案電性連接。不過，為了考量多種指紋感測單元的設計工藝以及製程工序需求，在另一實施例中，外部導電環體270亦可以與載板之側面所裸露的金屬層(未繪示)電性連接。
在本實施例中，外部導電環體270可以包括作為種子層(seed layer)的接著層272以及用以傳遞訊號的導體層274。接著層272與模封層130之側面132b接觸且位於導體層274與模封層130之間，而導體層274與接著層272接觸。先透過濺鍍（Sputter Deposition）或蒸鍍（Evaporation Deposition）等方式，先後兩層沉積金屬材料、合金材料或是其他導電材料於模封層130之側面132b上，以形成接著層272及導體層274。
值得一提的是，於本實施例中，先將附著有色彩層150的透光覆蓋層140藉由黏著層160而黏著在模封層130的平面132a並進行單體化切割後，才形成外部導電環體270。當使用者之手指接觸指紋感測單元200之外部導電環體270時，指紋感測晶片120透過外部導電環體270傳遞一訊號至手指，而此訊號因為手指指紋的紋路而改變進而由指紋感測晶片120接收，從而指紋感測晶片120可以進行身分辨識等功能。此外，其餘相同的特徵則不再重複贅述。
不過，為了考量多種指紋感測單元的設計工藝以及製程工序需求，如第2B圖所繪示，在另一實施例中，亦可以先進行單體化切割並形成外部導電環體270，而後再將附著有色彩層150的透光覆蓋層140藉由黏著層160而黏著在模封層130的平面132a。於此，透光覆蓋層140遮蔽外部導電環體270之頂面。為使得手指能夠接收到外部導電環體270所傳遞之訊號，可以設置一升壓積體電路(未繪示)加強訊號由指紋感測晶片120經外部導電環體270及透光覆蓋層140而傳遞至手指。
第2C圖為本創作第三實施例的指紋感測單元的剖面結構示意圖。於本實施例中，依不同產品需求，指紋感測單元300的外部導電環體370更包括配置於導體層374之外側的隔離層376，亦即，導體層374位於隔離層376與接著層372之間。隔離層376的材料為絕緣材料，於後續與其他電性裝置裝配時，能夠避免訊號透過導體層374之側面傳遞而出。此外，為了考量多種指紋感測單元的設計工藝以及製程工序需求，外部導電環體370亦可以與載板110之側面所裸露的金屬層G1電性連接。當使用者之手指接觸指紋感測單元300之外部導電環體370時，指紋感測晶片120能夠透過金屬層G1及外部導電環體370傳遞一訊號至手指，從而指紋感測晶片120可以進行身分辨識等功能。
第3A圖為本創作第四實施例的指紋感測單元的剖面結構示意圖。於本實施例中，指紋感測單元400的指紋感測晶片120上是以覆晶接合方式與載板110的電路電性連接，不過，本創作並不對此加以限制。此外，指紋感測晶片120上設置凸塊B1，以作為與內部導電環體470(在優先權母案以內部導電環稱之)的電性接點。不過，於其他實施例中，指紋感測晶片120亦可以透過其他方式與內部導電環體470電性連接。例如是透過異方性導電膠(Anisotropic Conductive Film，ACF)A1。本創作並不對指紋感測晶片120與內部導電環體470的電性連接方式加以限定。
模封層130至少覆蓋指紋感測晶片120的側面以及凸塊B1，而且模封層130之平面132a裸露出部分凸塊B1的表面。
內部導電環體470位於透光覆蓋層140及色彩層150下，且與裸露出模封層130之平面132a的凸塊B1電性連接，從而內部導電環體470能夠與指紋感測晶片120電性連接。具體而言，內部導電環體470為一環狀，可透過濺鍍（sputter）和黃光製程的方式將導電材料形成於色彩層150上而形成。此外，於實務上，可以在裸露出模封層130之平面132a的凸塊B1的表面上塗佈異方性導電膠A1，以使內部導電環體470可以更佳地與凸塊B1電性連接。
黏著層160位於色彩層150上且配置於內部導電環體470之內側，且與色彩層150及指紋感測晶片120接觸。也就是說，黏著層160填充於由內部導電環體470內側、色彩層150及指紋感測晶片120之間所圍構的空隙。於實務上，黏著層160的材料可以是具有黏性的填充膠(underfill)，而附著有色彩層150及內部導電環體470的透光覆蓋層140藉由黏著層160而黏著在指紋感測晶片120的表面上，而內部導電環體570與裸露於模封層130之平面132a的部分凸塊B1接觸而電性連接。值得說明的是，黏著層160與模封層130可以使用同一種材料在同一製程完成，例如是全部以填充膠(underfill)填充及封裝。或者是，以兩種不同材料分不同製程來完成，例如是，以填充膠作為黏著層160來填充由內部導電環體470內側、色彩層150及指紋感測晶片120之間所圍構的空隙，且以模封層130至少覆蓋指紋感測晶片120的側面。當使用者之手指接觸指紋感測單元500之透光覆蓋層140時，指紋感測晶片120透過凸塊B1及內部導電環體470傳遞一訊號，而此訊號穿過透光覆蓋層140傳遞至手指，從而指紋感測晶片120可以進行身分辨識等功能。
第3B圖為本創作另一實施例的指紋感測單元的剖面結構示意圖。於本實施例中，指紋感測單元400的指紋感測晶片120上也可以是以打線方式與載板110的電路電性連接，不過，本創作並不對此加以限制。具體來說，指紋感測晶片120上設置多個堆疊的凸塊B1，以作為與內部導電環體470的電性接點。模封層130包覆指紋感測晶片120以及多個堆疊的凸塊B1，而且模封層130之平面132a裸露出部分凸塊B1的表面。同樣地，黏著層160的材料可以是具有黏性的填充膠(underfill)，且黏著層160填充於由內部導電環體470內側、色彩層150及模封層130之間所圍構的空隙。於實務上，黏著層160亦可能由所述空隙延伸到模封層130的平面132a上。而附著有色彩層150及內部導電環體470的透光覆蓋層140藉由黏著層160而黏著在指紋感測晶片120的表面上，而內部導電環體470與裸露於模封層130之平面132a的部分凸塊B1接觸而電性連接。此外，於本實施例中，指紋感測單元400亦可以包括外部導電環體270，外部導電環體270環繞模封層130周圍且與模封層130之至少一側面132b所裸露之內部導電環體470電性連接，而外部導電環體270之具體實施方式類似於第2A-2D圖所述。依此，當使用者之手指接觸指紋感測單元400之外部導電環體270時，指紋感測晶片120能夠透過金手指佈線圖案F1及外部導電環體270傳遞一訊號至手指，亦可以透過凸塊B1及內部導電環體470傳遞訊號至外部導電環體270再至手指，從而指紋感測晶片120可以進行身分辨識等功能。
第4圖為本創作第五實施例的指紋感測單元的剖面結構示意圖。第五實施例的指紋感測單元500與第一實施例的指紋感測單元100的結構差異主要在於指紋感測單元500更包括一積體電路晶片520。於本實施例中，積體電路晶片520裝設於載板110上，而指紋感測晶片120透過凸塊B1堆疊設置於積體電路晶片620上。一般來說，積體電路晶片520為訊號處理晶片，其與指紋感測晶片120電性連接，以處理來自指紋感測晶片120的感測訊號。此外，其餘相同的特徵則不再重複贅述。
第5圖為本創作第六實施例的指紋感測單元的剖面結構示意圖。於本實施例中，指紋感測單元600的指紋感測晶片120設置於載板110上，而色彩層150配置於透光覆蓋層640上。黏著層660可以是一種黏晶材料(Die Attach Film，DAF)，黏著層660配置於色彩層150上，且黏附於指紋感測晶片120上且覆蓋導線W1的部分線弧。其中，透光覆蓋層640的寬度L1大於指紋感測晶片120的寬度L2。
指紋感測單元600更包括一填充層680，於實務上，填充層680可以是具有黏性的填充膠(underfill)，填充層680填充於黏著層660與載板110之間的空隙且圍繞於指紋感測晶片120周圍。模封層630包覆透光覆蓋層640的側表面P2、部分的填充層680及部分的載板110，模封層630之平面632a與透光覆蓋層640的上表面P1大致上齊平。不過，於其他實施例中，亦可以不使用模封層630來封裝，而僅使用填充層680來保護指紋感測晶片120。
具體而言，指紋感測裝置600的製造方法可以是在載板110上設置至少一指紋感測晶片120。同樣地，指紋感測晶片120可以藉由多種方式與載板110電性連接。此外，將色彩層150配置於透光覆蓋層640上，且將黏著層660配置於色彩層150上。接著，將附著有色彩層150及黏著層660的透光覆蓋層140切割成多個單元，且每一單元的透光覆蓋層640藉由黏著層660而黏著在指紋感測晶片120上，其中，透光覆蓋層640的寬度L1大於指紋感測晶片120的寬度L2。將填充層680填充於透光覆蓋層640下且圍繞於指紋感測晶片120周圍。而後，將模封層630包覆透光覆蓋層640、部分的填充層680及部分的載板110，模封層630之平面632a與透光覆蓋層640的上表面P1齊平且與透光覆蓋層640的側表面P2接觸。接著，可以透過刀具或是使用雷射進行單體化切割，以將模封層630與載板110切割成多個單元，所述單元大致上即為指紋感測單元600。
第6A圖為本創作一實施例的指紋感測模組的剖面結構示意圖。指紋感測模組10為一獨立的封裝模組，便於裝設於需具有指紋辨識功能的電子系統。於本實施例中，指紋感測模組10包括指紋感測單元300以及與指紋感測單元300電性連接的電路基板12，其中，指紋感測單元300以圖2C為例。於本實施例中，電路基板12與載板110之底面S2上的金手指佈線圖案F1電性連接。此外，指紋感測模組10可以更包括一導電框14，其中導電框14為一中空環體，框設於指紋感測單元300上。具體而言，電路基板12可以為一電路板或是軟性電路板。導電框14環繞於模封層130周圍並且與隔離層376接觸，依此，來自指紋感測晶片120的訊號不會透過導體層374之側面傳遞至導電框14。導電框14與設置於電路基板12之接地墊(未繪示)電性連接，從而導電框14能夠接地以改善靜電放電(Electrostatic Discharge，ESD)的情況。需說明的是，於其他實施例中，指紋感測模組10所包括之與電路基板12電性連接的指紋感測單元亦可以視指紋感測模組的設計工藝而採用其他實施例之指紋感測單元。
第6B圖為本創作另一實施例的指紋感測模組的剖面結構示意圖。於本實施例中，導電框14更包括環簷14a。為了避免來自指紋感測晶片120的訊號透過導體層374之側面傳遞至導電框14，隔離層376配置於導體層374上且延伸至透光覆蓋層140的表面142，以使環簷14a與隔離層376接觸。環簷14a往導電框14的中心延伸並且遮蔽部分的透光覆蓋層140的表面142。
綜上所述，透過上述之實施例，本創作實施例之指紋感測單元可以透過黏著層將透光覆蓋層設置於包覆有指紋感測晶片的模封層上或者是將透光覆蓋層設置於指紋感測晶片上，而形成獨立指紋感測單元。
此外，本創作之一實施例的外部導電環體環繞模封層周圍且與模封層之側面接觸，外部導電環體可以包括透過濺鍍或蒸鍍等方式所形成的接著層以及導體層，藉由載板的底面的金手指佈線圖案與指紋感測晶片電性連接。依不同產品需求，外部導電環體可以更包括一隔離層。本創作之另一實施例的內部導電環體位於透光覆蓋層下且與裸露於模封層的平面的部分凸塊接觸，從而與指紋感測晶片電性連接。據此，本創作指紋感測單元的產品設計的彈性得以增加。
進一步地，指紋感測模組包括指紋感測單元以及與指紋感測單元電性連接的電路基板。電路基板與指紋感測單元的載板底面上的金手指佈線圖案電性連接。此外，指紋感測模組可以更包括一框設於指紋感測單元的導電框。導電框與外部導電環體的隔離層接觸，依此，來自指紋感測晶片的訊號不會透過導體層之側面傳遞至導電框。此外，導電框與設置於電路基板之接地墊電性連接，從而導電框能夠接地以改善靜電放電的情況。與習知技術相比，本創作之指紋感測模組為獨立的封裝模組，能夠便於裝設於需具有指紋辨識功能的電子系統，例如是智慧型手機、筆記型電腦等。而無需於製備工序中，於具有指紋辨識功能的系統上進行裝設指紋辨識晶片之工序，避免額外多道形成步驟。
雖然本創作的技術內容已經以較佳實施例揭露如上，然其並非用以限定本創作，任何熟習此技藝者，在不脫離本創作之精神所作些許之更動與潤飾，皆應涵蓋於本創作的範疇內，因此本創作之保護範圍當視後附之申請專利範圍所界定者為準。
10‧‧‧指紋感測模組
12‧‧‧電路基板
14‧‧‧導電框
100~600‧‧‧指紋感測單元
110‧‧‧載板
120‧‧‧指紋感測晶片
130、630‧‧‧模封層
132a、632a‧‧‧平面
132b‧‧‧側面
140、640‧‧‧透光覆蓋層
142‧‧‧表面
14a‧‧‧環簷
150‧‧‧色彩層
160、660‧‧‧黏著層
270、370‧‧‧外部導電環體
272、372‧‧‧接著層
274、374‧‧‧導體層
376‧‧‧隔離層
470‧‧‧內部導電環體
520‧‧‧積體電路晶片
680‧‧‧填充層
A1‧‧‧異方性導電膠
B1‧‧‧凸塊
F1‧‧‧金手指佈線圖案
G1‧‧‧金屬層
L1、L2‧‧‧寬度
P1‧‧‧上表面
P2‧‧‧側表面
S1‧‧‧表面
S2‧‧‧底面
W1‧‧‧導線
第1圖為本創作第一實施例的指紋感測單元的剖面結構示意圖。 第2A圖為本創作第二實施例的指紋感測單元的剖面結構示意圖。 第2B圖為本創作另一實施例的指紋感測單元的剖面結構示意圖。 第2C圖為本創作第三實施例的指紋感測單元的剖面結構示意圖。 第3A圖為本創作第四實施例的指紋感測單元的剖面結構示意圖。 第3B圖為本創作另一實施例的指紋感測單元的剖面結構示意圖。 第4圖為本創作第五實施例的指紋感測單元的剖面結構示意圖。 第5圖為本創作第六實施例的指紋感測單元的剖面結構示意圖。 第6A圖為本創作一實施例的指紋感測模組的剖面結構示意圖。 第6B圖為本創作另一實施例的指紋感測模組的剖面結構示意圖。
100‧‧‧指紋感測單元
110‧‧‧基板
120‧‧‧指紋感測晶片
130‧‧‧模封層
132a‧‧‧平面
132b‧‧‧側面
140‧‧‧透光覆蓋層
150‧‧‧色彩層
160‧‧‧黏著層
S1‧‧‧表面
W1‧‧‧導線

Claims (19)

  1. 一種指紋感測單元，包括：一載板；一指紋感測晶片，設置於該載板的表面上且與該載板電性連接；一模封層，覆蓋該指紋感測晶片；一透光覆蓋層，位於該模封層上；以及一黏著層，位於該透光覆蓋層和該模封層之間。
  2. 如請求項1所述之指紋感測單元，更包括一色彩層，該色彩層位於該透光覆蓋層與該黏著層之間。
  3. 如請求項1所述之指紋感測單元，更包括一外部導電環體，該外部導電環體環繞於該模封層，該外部導電環體透過該載板與該指紋感測晶片電性連接。
  4. 如請求項3所述之指紋感測單元，其中該外部導電環體與該載板之一底面上的一金手指佈線圖案層或該載板之一側面所裸露之金屬層電性連接。
  5. 如請求項4所述之指紋感測單元，其中該外部導電環體包括一接著層以及一導體層，該接著層位於該導體層與該模封層之間，該接著層與該模封層接觸，而該導體層與該接著層接觸。
  6. 如請求項5所述之指紋感測單元，其中該外部導電環體更包括一隔離層，該導體層位於該隔離層與該接著層之間。
  7. 如請求項1所述之指紋感測單元，更包括一內部導電環 體，該內部導電環體位於該透光覆蓋層與該模封層之間且與該指紋感測晶片電性連接。
  8. 如請求項7所述之指紋感測單元，更包括至少一凸塊，該凸塊設置於該指紋感測晶片上，且該內部導電環體透過該凸塊與該指紋感測晶片電性連接。
  9. 如請求項7所述之指紋感測單元，其中該黏著層位於該透光覆蓋層之下，且該黏著層配置於該內部導電環體內側且接觸該指紋感測晶片。
  10. 如請求項7所述之指紋感測單元，其中該黏著層位於該透光覆蓋層與該模封層之間，該黏著層配置於該內部導電環體內側且接觸該模封層。
  11. 如請求項7所述之指紋感測單元，更包括一外部導電環體，該外部導電環體環繞於該模封層且與該模封層之至少一側面所裸露之該內部導電環體電性連接。
  12. 一種指紋感測單元，包括：一載板；一指紋感測晶片，設置於該載板的表面上且與該載板電性連接；一黏著層，位於該指紋感測晶片上；一透光覆蓋層，位於該黏著層上；以及一填充層，位於該黏著層下且圍繞於該指紋感測晶片周圍，且該填充層位於該黏著層與該載板之間。
  13. 如請求項12所述之指紋感測單元，更包括一模封層，該模封層包覆部分的該透光覆蓋層、部分的該填充層以及部分的該載板。
  14. 一種指紋感測模組，包括：一指紋感測單元，包括：一載板，該載板具有一表面及一相對於該表面的底面；一指紋感測晶片，設置於該表面上且與該載板電性連接；一模封層，覆蓋該指紋感測晶片；一透光覆蓋層，位於該模封層上；以及一黏著層，位於該透光覆蓋層和該模封層之間；以及一電路基板，設置於該底面之下，且與該載板電性連接。
  15. 如請求項14所述之指紋感測模組，其中該指紋感測單元更包括一外部導電環體，該外部導電環體與該載板之一底面上的一金手指佈線圖案層電性連接。
  16. 如請求項15所述之指紋感測模組，其中該電路基板與該金手指佈線圖案層電性連接。
  17. 如請求項15所述之指紋感測模組，其中該外部導電環體包括一接著層、一導體層以及一隔離層，該接著層與該模封層接觸，該導體層位於該隔離層與該接著層之間。
  18. 如請求項17所述之指紋感測模組，更包括一導電框，該導電框環繞於該模封層周圍且與該隔離層接觸，該導電框與該電路基板電性連接以使該導電框接地。
  19. 如請求項18所述之指紋感測模組，其中該導電框包括一環簷，該隔離層配置於該導電層上且延伸至該透光覆蓋層的一表面，該環簷與該隔離層接觸且往該導電框的中心延伸，且該環簷遮蔽覆蓋於該表面的該隔離層。
TW104218622U 2015-09-10 2015-11-19 指紋感測單元及指紋感測模組 TWM523147U (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
TW104218622U TWM523147U (zh) 2015-09-10 2015-11-19 指紋感測單元及指紋感測模組
US15/156,950 US10061965B2 (en) 2015-09-10 2016-05-17 Fingerprint sensing unit and fingerprint sensing module
US16/050,653 US20180336393A1 (en) 2015-09-10 2018-07-31 Fingerprint sensing unit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW104214717 2015-09-10
TW104218622U TWM523147U (zh) 2015-09-10 2015-11-19 指紋感測單元及指紋感測模組

Publications (1)

Publication Number Publication Date
TWM523147U true TWM523147U (zh) 2016-06-01

Family

ID=56756602

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104218622U TWM523147U (zh) 2015-09-10 2015-11-19 指紋感測單元及指紋感測模組

Country Status (2)

Country Link
US (2) US10061965B2 (zh)
TW (1) TWM523147U (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI615928B (zh) * 2017-02-13 2018-02-21 矽品精密工業股份有限公司 封裝結構及其製法
TWI659345B (zh) * 2018-04-24 2019-05-11 大陸商業成科技（成都）有限公司 面板結構

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI556177B (zh) * 2015-09-18 2016-11-01 Tong Hsing Electronic Ind Ltd 指紋感測裝置及其製造方法
TWI631632B (zh) * 2016-08-31 2018-08-01 矽品精密工業股份有限公司 封裝結構及其製法
US11610429B2 (en) * 2016-12-15 2023-03-21 Fingerprint Cards Anacatum Ip Ab Fingerprint sensing module and method for manufacturing the fingerprint sensing module
US10395164B2 (en) * 2016-12-15 2019-08-27 Fingerprint Cards Ab Fingerprint sensing module and method for manufacturing the fingerprint sensing module
US11023702B2 (en) * 2016-12-15 2021-06-01 Fingerprint Cards Ab Fingerprint sensing module and method for manufacturing the fingerprint sensing module
CN107665335B (zh) 2017-09-18 2020-06-12 维沃移动通信有限公司 一种指纹识别模组和终端设备
JP2019066319A (ja) * 2017-09-29 2019-04-25 株式会社ジャパンディスプレイ 検出装置及び電子機器
CN109711235B (zh) * 2017-10-25 2023-04-14 光宝电子(广州)有限公司 指纹辨识模块
KR20200092665A (ko) * 2019-01-25 2020-08-04 삼성전자주식회사 생체신호 측정용 텍스쳐 인터페이스 및 이를 포함한 생체신호 측정장치
EP3770802B1 (en) * 2019-05-29 2023-11-15 Shenzhen Goodix Technology Co., Ltd. Fingerprint recognition device and electronic device
TWI730812B (zh) * 2020-06-15 2021-06-11 義隆電子股份有限公司 用於智慧卡之指紋感測晶片模組及其封裝方法
WO2022056938A1 (zh) * 2020-09-21 2022-03-24 深圳市汇顶科技股份有限公司 指纹识别装置和电子设备

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2558978B1 (en) * 2010-04-15 2016-06-29 Apple Inc. Finger sensor including capacitive lens and associated methods
WO2015077733A1 (en) * 2013-11-22 2015-05-28 Shenzhen Huiding Technology Co., Ltd. Secure human fingerprint sensor
TW201621745A (zh) * 2014-12-03 2016-06-16 關鍵應用科技股份有限公司 指紋辨識裝置及其製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI615928B (zh) * 2017-02-13 2018-02-21 矽品精密工業股份有限公司 封裝結構及其製法
TWI659345B (zh) * 2018-04-24 2019-05-11 大陸商業成科技（成都）有限公司 面板結構

Also Published As

Publication number Publication date
US20180336393A1 (en) 2018-11-22
US20170076134A1 (en) 2017-03-16
US10061965B2 (en) 2018-08-28

Similar Documents

Publication Publication Date Title
TWM523147U (zh) 指紋感測單元及指紋感測模組
KR102472566B1 (ko) 반도체 패키지
TWI588756B (zh) 指紋感測封裝模組及其製造方法
US9760754B2 (en) Printed circuit board assembly forming enhanced fingerprint module
CN205427873U (zh) 指纹感测单元及指纹感测模块
TWI556177B (zh) 指紋感測裝置及其製造方法
TWI631632B (zh) 封裝結構及其製法
US20170243046A1 (en) Fingerprint identification module and manufacturing method thereof
TWM519281U (zh) 指紋辨識裝置
US10096567B2 (en) Package substrate and package
TWM516228U (zh) 指紋感測封裝模組
KR20160055592A (ko) 지문인식 센서 패키지 및 그 제조 방법
TWI582705B (zh) 指紋感測封裝模組及其製造方法
TWI566343B (zh) 保護片服貼於晶片感應面之晶片封裝構造
CN108336038B (zh) 封装结构、封装方法和摄像头模组
TWM515144U (zh) 指紋感測裝置
TWI612626B (zh) 封裝結構及其製法
KR20130046068A (ko) 반도체 패키지 제조방법 및 반도체 패키지
US8907465B2 (en) Methods and devices for packaging integrated circuits
CN108962868B (zh) 封装结构及其制法
KR101696638B1 (ko) 센서 패키지 및 이의 제조방법
US20170193264A1 (en) Trackpad semiconductor package of smart device and manufacturing method of same
TW201831065A (zh) 指紋感測模組及其製造方法
TWM537311U (zh) 指紋感測封裝模組
TWI604538B (zh) 指紋辨識封裝結構及其製造方法

Legal Events

Date Code Title Description
MM4K Annulment or lapse of a utility model due to non-payment of fees