TWI785864B - 半導體基板以及電晶體 - Google Patents

半導體基板以及電晶體 Download PDF

Info

Publication number
TWI785864B
TWI785864B TW110139931A TW110139931A TWI785864B TW I785864 B TWI785864 B TW I785864B TW 110139931 A TW110139931 A TW 110139931A TW 110139931 A TW110139931 A TW 110139931A TW I785864 B TWI785864 B TW I785864B
Authority
TW
Taiwan
Prior art keywords
layer
wide
disposed
diffusion buffer
buffer layer
Prior art date
Application number
TW110139931A
Other languages
English (en)
Other versions
TW202318572A (zh
Inventor
劉學興
Original Assignee
財團法人工業技術研究院
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 財團法人工業技術研究院 filed Critical 財團法人工業技術研究院
Priority to TW110139931A priority Critical patent/TWI785864B/zh
Priority to US17/544,960 priority patent/US11742394B2/en
Priority to JP2021204503A priority patent/JP7329584B2/ja
Priority to JP2022170543A priority patent/JP7378562B2/ja
Priority to US17/994,403 priority patent/US20230132155A1/en
Application granted granted Critical
Publication of TWI785864B publication Critical patent/TWI785864B/zh
Publication of TW202318572A publication Critical patent/TW202318572A/zh

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/26Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, elements provided for in two or more of the groups H01L29/16, H01L29/18, H01L29/20, H01L29/22, H01L29/24, e.g. alloys
    • H01L29/267Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, elements provided for in two or more of the groups H01L29/16, H01L29/18, H01L29/20, H01L29/22, H01L29/24, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642Isolation within the component, i.e. internal isolation
    • H01L29/0649Dielectric regions, e.g. SiO2 regions, air gaps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107Substrate region of field-effect devices
    • H01L29/1075Substrate region of field-effect devices of field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/12Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
    • H01L33/32Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table containing nitrogen
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64Heat extraction or cooling elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Recrystallisation Techniques (AREA)
  • Bipolar Transistors (AREA)
  • Element Separation (AREA)

Abstract

一種半導體基板以及電晶體。所述半導體基板包括基底、絕緣層、半導體層、寬能隙擴散緩衝層以及成核層。所述絕緣層設置於所述基底上。所述半導體層設置於所述絕緣層上。所述寬能隙擴散緩衝層設置於所述半導體層上,其中所述寬能隙擴散緩衝層的能隙高於2.5 eV。所述成核層設置於所述寬能隙擴散緩衝層上,其中所述成核層包括含鋁層。

Description

半導體基板以及電晶體
本發明是有關於一種半導體元件,且特別是有關於一種半導體基板以及包括所述半導體基板的電晶體。
為了使功率元件能夠具有低導通電阻、高切換頻率、高崩潰電壓及高溫操作等性能,氮化鎵(GaN)半導體元件為目前高功率元件所矚目的選擇。
本發明提供一種半導體基板,其中寬能隙擴散緩衝層設置於成核層與半導體層之間。
本發明提供一種電晶體,其包括上述的半導體基板。
本發明的半導體基板包括基底(base)、絕緣層、半導體層、寬能隙擴散緩衝層以及成核層。所述絕緣層設置於所述基底上。所述半導體層設置於所述絕緣層上。所述寬能隙擴散緩衝層設置於所述半導體層上,其中所述寬能隙擴散緩衝層的能隙高於2.5 eV。所述成核層設置於所述寬能隙擴散緩衝層上,其中所述成核層包括含鋁層。
本發明的電晶體包括半導體基板、通道層、阻障層、閘極、源極以及汲極。所述半導體基板包括基底、絕緣層、半導體層、寬能隙擴散緩衝層以及成核層。所述絕緣層設置於所述基底上。所述半導體層設置於所述絕緣層上。所述寬能隙擴散緩衝層設置於所述半導體層上,其中所述寬能隙擴散緩衝層的能隙高於2.5 eV。所述成核層設置於所述寬能隙擴散緩衝層上,其中所述成核層包括含鋁層。所述通道層設置於所述成核層上。所述阻障層設置於所述通道層上。所述閘極設置於所述阻障層上。所述源極和汲極設置於所述阻障層上且分別位於所述閘極的相對兩側。
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合附圖作詳細說明如下。
下文列舉實施例並配合附圖來進行詳細地說明,但所提供的實施例並非用以限制本發明所涵蓋的範圍。此外,附圖僅以說明為目的,並未依照原尺寸作圖。為了方便理解,在下述說明中相同的元件將以相同的符號標示來說明。
關於本文中所提到「包含」、「包括」、「具有」等的用語均為開放性的用語,也就是指「包含但不限於」。
當以「第一」、「第二」等的用語來說明元件時,僅用於將這些元件彼此區分,並不限制這些元件的順序或重要性。因此,在一些情況下,第一元件亦可稱作第二元件,第二元件亦可稱作第一元件,且此不偏離本發明的範疇。
此外,在本文中,由「一數值至另一數值」表示的範圍是一種避免在說明書中逐一列舉所述範圍中的所有數值的概要性表示方式。因此,某一特定數值範圍的記載涵蓋了所述數值範圍內的任意數值,以及涵蓋由所述數值範圍內的任意數值界定出的較小數值範圍。
圖1A至圖1B為本發明的實施例的半導體基板的製造流程剖面示意圖。首先,參照圖1A,提供複合基底100。在本實施例中,複合基底100包括基底100a、絕緣層100b以及半導體層100c。基底100a的材料例如為矽、氮化鋁、碳化矽(SiC)、藍寶石(sapphire)或其組合。絕緣層100b設置於基底100a上。絕緣層100b例如為氧化矽層,但本發明不限於此。絕緣層100b的厚度例如介於100 nm至200 nm之間。半導體層100c設置於絕緣層100b上。半導體層100c例如為矽層、碳化矽層或其組合。半導體層100c的厚度例如介於30 nm至3 μm之間,較佳介於70 nm至200 m之間。換句話說,在本實施例中,複合基底100可為一般熟知的絕緣體上覆矽(silicon-on-insulator,SOI)基底或QST基底,其具有高阻值而特別適用於高頻元件。在本實施例中,基底100a可具有大於1.4 W/cm·K的熱傳導係數,因此複合基底100除了可作為支撐基底之外,還可作為散熱基底。
接著,於複合基底100的半導體層100c上形成寬能隙擴散緩衝層102。在本實施例中,寬能隙擴散緩衝層102的能隙高於2.5 eV,較佳是介於3.2 eV至9.1 eV之間,更佳是介於4.5 eV至5.5 eV之間。寬能隙擴散緩衝層102例如為氮化矽層、氧化矽層、氧化鋅層、氧化鋁層、氧化鎵層或其組合。在本實施例中,寬能隙擴散緩衝層102可為非晶形(amorphous)層,例如非晶氮化矽層。在本實施例中,寬能隙擴散緩衝層102的厚度介於30 nm至120 nm之間,較佳是介於35 nm至100 nm之間,更佳是介於40 nm至90 nm之間。在本實施例中,寬能隙擴散緩衝層102的形成方法例如是進行電漿增強化學氣相沉積(plasma-enhanced chemical vapor deposition,PECVD)製程、電子槍蒸鍍(E-gun evaporation)製程或濺鍍沉積(sputtering deposition)製程。此外,在本實施例中,寬能隙擴散緩衝層102可具有介於1×10 4ohm·cm至1×10 14ohm·cm之間的電阻值。
之後,參照圖1B,於寬能隙擴散緩衝層102上形成成核層104,以製成本實施例的半導體基板10。在本實施例中,成核層104為含鋁層,例如氮化鋁層,但本發明不限於此。
一般來說,當成核層104在高溫製程中形成時,成核層104中所含的鋁會擴散至下方的膜層中。鋁擴散至半導體層100c中會形成P型摻雜的導電層。在本實施例中,由於複合基底100的半導體層100c與成核層104之間形成有寬能隙擴散緩衝層102,因此在高溫製程中成核層104中的鋁會擴散到寬能隙擴散緩衝層102中。當寬能隙擴散緩衝層102的厚度接近鋁擴散的深度時,可避免成核層104中所含的鋁擴散至半導體層100c中而形成P型摻雜的導電層,進而避免所形成的半導體元件在運作時在複合基底100處產生漏電現象。在本實施例中,寬能隙擴散緩衝層102的厚度大於鋁擴散的深度,因此可確實避免成核層104中所含的鋁擴散至半導體層100c中。此外,因為寬能隙擴散緩衝層102的能隙高於2.5 eV,所以即使鋁擴散到寬能隙擴散緩衝層102中也不會形成P型摻雜的導電層。
此外,在本實施例中,寬能隙擴散緩衝層102的材料可為非晶形的,相較於單晶形材料,非晶形的寬能隙擴散緩衝層102可有效地降低成核層104中所含的鋁擴散至半導體層100c中的速度以及鋁擴散至寬能隙擴散緩衝層102中的深度。一般來說,鋁擴散的深度介於50 nm至100 nm之間。寬能隙擴散緩衝層102能降低鋁擴散的速度和深度,使鋁擴散的深度減少至介於40 nm到90 nm之間。在最佳的情況,寬能隙擴散緩衝層102的厚度可設計為40 nm到90 nm,以避免鋁擴散至半導體層100c中。
在本實施例中,在形成成核層104的過程中或在後續的高溫製程中,成核層104中所含的鋁會擴散至寬能隙擴散緩衝層102中,因此形成了擴散層104a。如圖1B所示,在本實施例中,成核層104中所含的鋁僅擴散至寬能隙擴散緩衝層102的上部中,使得擴散層104a形成於鄰近寬能隙擴散緩衝層102的上表面處,但本發明不限於此。在其他實施例中,成核層104中所含的鋁可能擴散至整個寬能隙擴散緩衝層102中,亦即擴散層104a的厚度可實質上等於寬能隙擴散緩衝層102的厚度。
圖2為本發明的實施例的半導體基板中鋁離子濃度與鋁離子擴散深度的關係圖。參照圖2,半導體基板10的成核層104上形成有緩衝層200(例如為AlGaN層),且寬能隙擴散緩衝層102與成核層104依序設置於半導體層100c上。在高溫製程中,成核層104中所含的鋁會向上擴散至緩衝層200中以及向下擴散至寬能隙擴散緩衝層102中。當成核層104中所含的鋁擴散至寬能隙擴散緩衝層102中之後,寬能隙擴散緩衝層102中的鋁濃度會呈梯度分佈。也就是說,在寬能隙擴散緩衝層102中,鋁會相對大量地累積在寬能隙擴散緩衝層102中鄰近表面的部分,且隨著擴散深度增加鋁濃度大幅降低,使得寬能隙擴散緩衝層102中鄰近成核層104的部分的鋁濃度會大於遠離成核層104的部分的鋁濃度。此外,由於寬能隙擴散緩衝層102可減少(甚至避免)成核層104中所含的鋁擴散至半導體層100c中,因此即使當成核層104中所含的鋁穿透寬能隙擴散緩衝層102而擴散至半導體層100c中時,半導體層100c中僅會含有相當微量的鋁。此時,鋁含量例如小於10 17atom/cm 3,甚至可接近0。如此一來,當半導體基板10用來作為電晶體、發光二極體或其他電子元件的基板時,可有效地減少或避免電晶體或發光二極體在運作時的漏電流以及電訊號的損耗。
以下將以半導體基板10為例來對包括本發明的半導體基板的電晶體作說明。
圖3為本發明的實施例的電晶體的剖面示意圖。參照圖3,在電晶體20的製造過程中,可於半導體基板10的成核層104上形成緩衝層200。緩衝層200例如為AlGaN層,但本發明不限於此。因為複合基底100與其上生長的GaN層之間的晶格常數差異會造成應力,影響複合基底100上的磊晶層的品質,因此於複合基底100和通道層202之間加入緩衝層200,以平衡複合基底100與後續形成於其上的磊晶層(例如通道層202)之間的應力。在本實施例中,緩衝層200的厚度例如介於100 nm至2.3 μm之間。在其他的實施例中,也可省略緩衝層200,讓通道層202直接與成核層104接觸。
然後,依序形成通道層202與阻障層204。通道層202例如為GaN層。通道層202的厚度例如介於20 nm至100 nm之間。阻障層204例如為AlGaN層、AlInN層、AlN層、AlGaInN層或其組合。阻障層204的厚度例如介於5 nm至50 nm之間。通道層202中具有二維電子氣(2DEG)202a,其位於通道層202與阻障層204之間的界面下方。之後,於阻障層204上形成閘極206、源極208s以及汲極208d,其中閘極206位於源極208s和汲極208d之間。閘極206的材料例如為Ni、Mo、W、TiN或其組合。源極208s和汲極208d的材料例如為Al、Ti、Au或其合金,或者可為其他能夠與III-V族化合物形成歐姆接觸(ohmic contact)的材料。
在電晶體20中,由於使用半導體基板10作為其基板,因此在運作過程中可有效地減少或避免漏電流的產生,同時減少或避免了電訊號的損耗。
特別一提的是,在本實施例中,電晶體20是以高電子移動率晶體電晶體(high electron mobility transistor,HEMT)做舉例,但本發明的電晶體的結構並不限於HEMT。在其他實施例中,電晶體可以具有各種熟知的結構,只要採用本發明的半導體基板作為其基板即可。
此外,當本發明的半導體基板作為發光二極體的基板時,可於本發明的半導體基板上形成各種發光二極體的架構,本發明不對此進行限定。舉例來說,如圖4所示,發光二極體30包括半導體基板10、緩衝層200、第一導電型GaN層300、發光層302、第二導電型GaN層304、第一電極306以及第二電極308。發光層302設置於第一導電型GaN層300與第二導電型GaN層304之間。第一電極306設置於第一導電型GaN層300上。第二電極308設置於第二導電型GaN層304上。第一導電型GaN層300、發光層302、第二導電型GaN層304、第一電極306以及第二電極308的材料為本領域技術人員所熟知,於此不再另行說明。
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視所附的申請專利範圍所界定者為準。
10:半導體基板
20:電晶體
30:發光二極體
100:複合基底
100a:基底
100b:絕緣層
100c:半導體層
102:寬能隙擴散緩衝層
104:成核層
104a:擴散層
200:緩衝層
202:通道層
202a:二維電子氣
204:阻障層
206:閘極
208s:源極
208d:汲極
300:第一導電型GaN層
302:發光層
304:第二導電型GaN層
306:第一電極
308:第二電極
圖1A至圖1B為本發明的實施例的半導體基板的製造流程剖面示意圖。 圖2為本發明的實施例的半導體基板中鋁離子濃度與鋁離子擴散深度的關係圖。 圖3為本發明的實施例的電晶體的剖面示意圖。 圖4為本發明的實施例的發光二極體的剖面示意圖。
10:半導體基板
100:複合基底
100a:基底
100b:絕緣層
100c:半導體層
102:寬能隙擴散緩衝層
104:成核層
104a:擴散層

Claims (18)

  1. 一種半導體基板,包括:基底;絕緣層,設置於所述基底上;半導體層,設置於所述絕緣層上;寬能隙擴散緩衝層,設置於所述半導體層上,其中所述寬能隙擴散緩衝層的能隙高於2.5eV;以及成核層,設置於所述寬能隙擴散緩衝層上,其中所述成核層包括含鋁層,其中所述寬能隙擴散緩衝層包括氮化矽層、氧化矽層、氧化鋅層、氧化鋁層、氧化鎵層或其組合。
  2. 如請求項1所述的半導體基板,其中所述寬能隙擴散緩衝層的能隙介於3.2eV至9.1eV之間。
  3. 如請求項1所述的半導體基板,其中所述寬能隙擴散緩衝層的電阻值為1×104ohm.cm至1×1014ohm.cm。
  4. 如請求項1所述的半導體基板,其中所述寬能隙擴散緩衝層的厚度介於30nm至120nm之間。
  5. 如請求項1所述的半導體基板,其中所述寬能隙擴散緩衝層為非晶形層。
  6. 如請求項1所述的半導體基板,其中所述基底的熱傳導係數大於1.4W/cm.K。
  7. 如請求項1所述的半導體基板,其中所述基底的材料包括矽、氮化鋁、碳化矽、藍寶石或其組合。
  8. 如請求項1所述的半導體基板,其中所述半導體層包括矽層、碳化矽層或其組合。
  9. 如請求項1所述的半導體基板,其中所述含鋁層包括氮化鋁層。
  10. 一種電晶體,包括:半導體基板,包括:基底;絕緣層,設置於所述基底上;半導體層,設置於所述絕緣層上;寬能隙擴散緩衝層,設置於所述半導體層上,其中所述寬能隙擴散緩衝層的能隙高於2.5eV;以及成核層,設置於所述寬能隙擴散緩衝層上,其中所述成核層包括含鋁層;通道層,設置於所述成核層上;阻障層,設置於所述通道層上;閘極,設置於所述阻障層上;以及源極和汲極,設置於所述阻障層上且分別位於所述閘極的相對兩側,其中所述寬能隙擴散緩衝層包括氮化矽層、氧化矽層、氧化鋅層、氧化鋁層、氧化鎵層或其組合。
  11. 如請求項10所述的電晶體,其中所述寬能隙擴散緩衝層的能隙介於3.2eV至9.1eV之間。
  12. 如請求項10所述的電晶體,其中所述寬能隙擴散緩衝層的電阻值為1×104ohm.cm至1×1014ohm.cm。
  13. 如請求項10所述的電晶體,其中所述寬能隙擴散緩衝層的厚度介於30nm至120nm之間。
  14. 如請求項10所述的電晶體,其中所述寬能隙擴散緩衝層為非晶形層。
  15. 如請求項10所述的電晶體,其中所述基底的熱傳導係數大於1.4W/cm.K。
  16. 如請求項10所述的電晶體,其中所述基底的材料包括矽、氮化鋁、碳化矽或藍寶石。
  17. 如請求項10所述的電晶體,其中所述半導體層包括矽層或碳化矽層。
  18. 如請求項10所述的電晶體,其中所述寬能隙擴散緩衝層含有鋁。
TW110139931A 2021-10-27 2021-10-27 半導體基板以及電晶體 TWI785864B (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
TW110139931A TWI785864B (zh) 2021-10-27 2021-10-27 半導體基板以及電晶體
US17/544,960 US11742394B2 (en) 2021-10-27 2021-12-08 Semiconductor substrate and transistor
JP2021204503A JP7329584B2 (ja) 2021-10-27 2021-12-16 半導体基板
JP2022170543A JP7378562B2 (ja) 2021-10-27 2022-10-25 平衡応力を有する半導体基板
US17/994,403 US20230132155A1 (en) 2021-10-27 2022-11-28 Semiconductor substrate with balanced stress

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW110139931A TWI785864B (zh) 2021-10-27 2021-10-27 半導體基板以及電晶體

Publications (2)

Publication Number Publication Date
TWI785864B true TWI785864B (zh) 2022-12-01
TW202318572A TW202318572A (zh) 2023-05-01

Family

ID=85794797

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110139931A TWI785864B (zh) 2021-10-27 2021-10-27 半導體基板以及電晶體

Country Status (3)

Country Link
US (1) US11742394B2 (zh)
JP (1) JP7329584B2 (zh)
TW (1) TWI785864B (zh)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170117376A1 (en) * 2015-09-24 2017-04-27 Epistar Corporation Heterostructure device
TWI740457B (zh) * 2020-04-16 2021-09-21 世界先進積體電路股份有限公司 半導體結構以及半導體裝置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2855650B1 (fr) 2003-05-30 2006-03-03 Soitec Silicon On Insulator Substrats pour systemes contraints et procede de croissance cristalline sur un tel substrat
US7544963B2 (en) * 2005-04-29 2009-06-09 Cree, Inc. Binary group III-nitride based high electron mobility transistors
JP4694342B2 (ja) * 2005-10-14 2011-06-08 三菱電機株式会社 半導体レーザ装置およびその製造方法
SG10201405004WA (en) 2006-02-23 2014-10-30 Azzurro Semiconductors Ag Nitride semiconductor component and process for its production
US7939853B2 (en) * 2007-03-20 2011-05-10 Power Integrations, Inc. Termination and contact structures for a high voltage GaN-based heterojunction transistor
TWI379021B (en) 2007-08-15 2012-12-11 Univ Nat Chiao Tung Method for forming group-iii nitride semiconductor epilayer on silicon substrate
JP2013058626A (ja) 2011-09-08 2013-03-28 Advanced Power Device Research Association 半導体基板の製造方法及び半導体装置
US8884268B2 (en) 2012-07-16 2014-11-11 Taiwan Semiconductor Manufacturing Co., Ltd. Diffusion barrier layer for group III nitride on silicon substrate
US9018056B2 (en) * 2013-03-15 2015-04-28 The United States Of America, As Represented By The Secretary Of The Navy Complementary field effect transistors using gallium polar and nitrogen polar III-nitride material
US9184243B2 (en) 2013-07-12 2015-11-10 Infineon Technologies Americas Corp. Monolithic composite III-nitride transistor with high voltage group IV enable switch
US10211294B2 (en) 2015-09-08 2019-02-19 Macom Technology Solutions Holdings, Inc. III-nitride semiconductor structures comprising low atomic mass species
US9761672B1 (en) * 2016-03-01 2017-09-12 Infineon Technologies Americas Corp. Semiconductor component including aluminum silicon nitride layers
WO2020047825A1 (en) * 2018-09-07 2020-03-12 Enkris Semiconductor, Inc. Semiconductor structure and manufacturing method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170117376A1 (en) * 2015-09-24 2017-04-27 Epistar Corporation Heterostructure device
TWI740457B (zh) * 2020-04-16 2021-09-21 世界先進積體電路股份有限公司 半導體結構以及半導體裝置

Also Published As

Publication number Publication date
JP7329584B2 (ja) 2023-08-18
US11742394B2 (en) 2023-08-29
US20230129528A1 (en) 2023-04-27
JP2023065284A (ja) 2023-05-12
TW202318572A (zh) 2023-05-01

Similar Documents

Publication Publication Date Title
Higashiwaki et al. AlN/GaN insulated-gate HFETs using cat-CVD SiN
JP6113135B2 (ja) 半導体フィールドプレートを含むiii−v族トランジスタ
TW202141584A (zh) 與工程基板整合之電力元件
TWI765880B (zh) 半導體結構、hemt結構及其形成方法
TWI621265B (zh) 半導體裝置及其製作方法
CN108615756B (zh) 半导体器件
JP2015135946A (ja) 窒化物半導体素子及びその製造方法
US20230402525A1 (en) Manufacturing method for n-polar gan transistor structure and semiconductor structure
TW201822305A (zh) 半導體元件、半導體基底及其形成方法
US8026581B2 (en) Gallium nitride material devices including diamond regions and methods associated with the same
US20150021666A1 (en) Transistor having partially or wholly replaced substrate and method of making the same
CN112133749A (zh) 一种p型帽层增强型hemt器件及其制备方法
TW201943071A (zh) 半導體結構
TW201715722A (zh) 半導體功率元件
CN210897283U (zh) 一种半导体器件
TWI785864B (zh) 半導體基板以及電晶體
CN111211161A (zh) 一种双向散热的纵向氮化镓功率晶体管及其制备方法
KR20130083198A (ko) 질화물계 반도체 이종접합 반도체 소자
JP2007250727A (ja) 電界効果トランジスタ
KR20130053576A (ko) 질화물계 반도체 이종접합 반도체 소자 및 그 제조방법
TWM508782U (zh) 半導體裝置
CN111276533A (zh) 一种选择区域凹槽栅GaN电流孔径垂直结构晶体管结构及实现方法
TWI716230B (zh) 含鋁氮化物電晶體結構
CN116153993A (zh) 半导体结构及其形成方法
CN208368511U (zh) 半导体器件