TWI781786B - Co-axial via structure and manufacturing method of the same - Google Patents
Co-axial via structure and manufacturing method of the same Download PDFInfo
- Publication number
- TWI781786B TWI781786B TW110137649A TW110137649A TWI781786B TW I781786 B TWI781786 B TW I781786B TW 110137649 A TW110137649 A TW 110137649A TW 110137649 A TW110137649 A TW 110137649A TW I781786 B TWI781786 B TW I781786B
- Authority
- TW
- Taiwan
- Prior art keywords
- hole
- insulating layer
- conductive material
- circuit
- coaxial
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Superconductors And Manufacturing Methods Therefor (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
本揭露是有關於一種共軸通孔結構,尤其是一種具有共平面的訊號線與接地線的共軸通孔結構。The present disclosure relates to a coaxial via structure, in particular to a coaxial via structure with coplanar signal lines and ground lines.
現今的共軸通孔結構大多需透過壓合增層製程設置介電層在不同層的接地線與訊號線之間,而需耗費較多成本。此外,由於通孔中的內層線路與外層線路的高度不同,因此會產生阻抗不匹配的問題。設置在接地線與訊號線之間的介電層也會產生屏蔽缺口,導致電磁屏蔽效果不佳。Most of the current coaxial via structures require a build-up process to place a dielectric layer between the ground line and the signal line of different layers, which requires a lot of cost. In addition, since the height of the inner line in the via hole is different from that of the outer line, there will be an impedance mismatch problem. The dielectric layer disposed between the ground wire and the signal wire will also produce shielding gaps, resulting in poor electromagnetic shielding effect.
有鑑於此,如何提供一種可提升阻抗匹配與電磁屏蔽效果的共軸通孔結構,仍是目前業界亟需研究的目標之一。In view of this, how to provide a coaxial via structure that can improve impedance matching and electromagnetic shielding effects is still one of the goals that the industry needs to study urgently.
本揭露之一技術態樣為一種共軸通孔結構。One technical aspect of the present disclosure is a coaxial through-hole structure.
在本揭露一實施例中,共軸通孔結構包含基板、第一導電結構、第二導電結構以及絕緣層。基板具有第一表面。第一導電結構包含位在第一表面上的第一線路與貫穿基板的第一通孔。第二導電結構包含位在基板的第一表面上的第二線路與貫穿基板的第二通孔。第一通孔與第二通孔延伸於第一方向,第一線路與第二線路延伸於第二方向,且第二方向垂直於第一方向。絕緣層位在第一通孔與第二通孔之間,其中第一導電結構與第二導電結構電性絕緣,且第一線路與第二線路共平面。In an embodiment of the present disclosure, the coaxial via structure includes a substrate, a first conductive structure, a second conductive structure, and an insulating layer. The substrate has a first surface. The first conductive structure includes a first circuit on the first surface and a first through hole penetrating through the substrate. The second conductive structure includes a second line on the first surface of the substrate and a second through hole penetrating through the substrate. The first through hole and the second through hole extend in a first direction, the first circuit and the second circuit extend in a second direction, and the second direction is perpendicular to the first direction. The insulating layer is located between the first through hole and the second through hole, wherein the first conductive structure is electrically insulated from the second conductive structure, and the first circuit and the second circuit are coplanar.
在本揭露一實施例中,第一導電結構的第一通孔圍繞第二導電結構的第二通孔與絕緣層。In an embodiment of the present disclosure, the first through hole of the first conductive structure surrounds the second through hole of the second conductive structure and the insulating layer.
在本揭露一實施例中,絕緣層、第一通孔與第二通孔共軸。In an embodiment of the disclosure, the insulating layer, the first through hole and the second through hole are coaxial.
在本揭露一實施例中,絕緣層具有突出部,位在絕緣層靠近第一表面的末端。In an embodiment of the present disclosure, the insulating layer has a protruding portion located at an end of the insulating layer close to the first surface.
在本揭露一實施例中,絕緣層的突出部遠離第二通孔沿著第二方向突出。In an embodiment of the present disclosure, the protruding portion of the insulating layer protrudes along the second direction away from the second through hole.
在本揭露一實施例中,第一導電結構的第一通孔、絕緣層的突出部、以及第二導電結構的第二線路於第一方向上重疊。In an embodiment of the present disclosure, the first through hole of the first conductive structure, the protruding portion of the insulating layer, and the second line of the second conductive structure overlap in the first direction.
在本揭露一實施例中,基板還包含相對於第一表面的第二表面,且共軸通孔結構還包含位在第一表面與第二表面之間的介電層,且絕緣層的突出部接觸介電層。In an embodiment of the present disclosure, the substrate further includes a second surface opposite to the first surface, and the coaxial via structure further includes a dielectric layer between the first surface and the second surface, and the insulating layer protrudes contact with the dielectric layer.
本揭露之一技術態樣為一種共軸通孔結構的製造方法。One technical aspect of the present disclosure is a method for manufacturing a coaxial through-hole structure.
在本揭露一實施例中,共軸通孔結構的製造方法包含形成第一貫孔於基板中;形成第一導電材料於基板的第一表面上以及第一貫孔中;形成自第一表面凹陷的凹槽,且使凹槽與第一貫孔連通;形成絕緣層於第一貫孔及凹槽中;形成第二導電材料於基板的第一表面上以及第一貫孔中;以及圖案化第一導電材料與第二導電材料以形成位在第一表面上的第一線路與第二線路,使得剩餘的第一導電材料與剩餘的第二導電材料藉由凹槽中的絕緣層電性絕緣,且第一線路與第二線路共平面。In an embodiment of the present disclosure, the manufacturing method of the coaxial via structure includes forming a first through hole in the substrate; forming a first conductive material on the first surface of the substrate and in the first through hole; forming from the first surface a recessed groove, and make the groove communicate with the first through hole; form an insulating layer in the first through hole and in the groove; form a second conductive material on the first surface of the substrate and in the first through hole; and pattern Thinning the first conductive material and the second conductive material to form the first circuit and the second circuit on the first surface, so that the remaining first conductive material and the remaining second conductive material are electrically connected by the insulating layer in the groove sex insulation, and the first line and the second line are coplanar.
在本揭露一實施例中,共軸通孔結構還包含相對於第一表面的第二表面,且形成凹槽還包含自第一表面沿著第一方向鑽孔。In an embodiment of the present disclosure, the coaxial via structure further includes a second surface opposite to the first surface, and forming the groove further includes drilling holes from the first surface along a first direction.
在本揭露一實施例中,共軸通孔結構還包含位在第一表面與第二表面之間的介電層,且形成凹槽還包含使得介電層自第一導電材料曝露。In an embodiment of the present disclosure, the coaxial via structure further includes a dielectric layer between the first surface and the second surface, and forming the groove further includes exposing the dielectric layer from the first conductive material.
在本揭露一實施例中,形成絕緣層於第一貫孔及凹槽中還包含形成絕緣層材料於第一貫孔及凹槽中,使得絕緣層材料接觸介電層;以及形成第二貫孔於絕緣層材料中,以形成絕緣層,其中絕緣層具有位在凹槽中的突出部。In an embodiment of the present disclosure, forming the insulating layer in the first through hole and the groove further includes forming an insulating layer material in the first through hole and the groove, so that the insulating layer material contacts the dielectric layer; and forming the second through hole Holes are formed in the insulating layer material to form the insulating layer, wherein the insulating layer has a protrusion positioned in the groove.
在本揭露一實施例中,形成第二導電材料於基板的第一表面上以及第一貫孔中還包含形成第二導電材料於第二貫孔中,且使得第一貫孔中的第一導電材料包圍絕緣層與第二貫孔中的第二導電材料。In an embodiment of the present disclosure, forming the second conductive material on the first surface of the substrate and in the first through hole further includes forming the second conductive material in the second through hole, and making the first through hole in the first through hole The conductive material surrounds the insulating layer and the second conductive material in the second through hole.
在本揭露一實施例中,形成第二導電材料於基板的第一表面上以及第一貫孔中還包含使得絕緣層、第一貫孔中的第一導電材料與第二貫孔中的第二導電材料共軸。In an embodiment of the present disclosure, forming the second conductive material on the first surface of the substrate and the first through hole further includes making the insulating layer, the first conductive material in the first through hole and the first through hole in the second through hole The two conductive materials are coaxial.
在本揭露一實施例中,圖案化第一導電材料與第二導電材料以形成第一線路與第二線路還包含 使得第一貫孔中的第一導電材料、絕緣層的突出部、以及第二線路於第一方向上重疊。In an embodiment of the present disclosure, patterning the first conductive material and the second conductive material to form the first line and the second line further includes making the first conductive material in the first through hole, the protruding portion of the insulating layer, and the second line The two lines overlap in the first direction.
在上述實施例中,由於本揭露的共軸通孔結構具有共平面的第一線路與第二線路,且第一導電結構與第二導電結構可透過絕緣層電性絕緣,因此本揭露的共軸通孔結構可具有較佳的電磁雜訊屏蔽以及阻抗匹配效果,以提升高頻訊號完整性。此外,本揭露的共軸通孔結構可減少介電層的數量,以縮減共軸通孔結構的厚度。因此,本揭露的共軸通孔結構還可具有降低成本之技術功效。In the above-mentioned embodiments, since the coaxial via structure of the present disclosure has the coplanar first line and the second line, and the first conductive structure and the second conductive structure can be electrically insulated through the insulating layer, the coaxial via structure of the present disclosure The shaft through-hole structure can have better electromagnetic noise shielding and impedance matching effects to improve high-frequency signal integrity. In addition, the disclosed coaxial via structure can reduce the number of dielectric layers to reduce the thickness of the coaxial via structure. Therefore, the coaxial via structure of the present disclosure also has the technical effect of reducing costs.
以下將以圖式揭露本發明之複數個實施方式,為明確說明起見,許多實務上的細節將在以下敘述中一併說明。然而,應瞭解到,這些實務上的細節不應用以限制本發明。也就是說,在本發明部分實施方式中,這些實務上的細節是非必要的。此外,為簡化圖式起見,一些習知慣用的結構與元件在圖式中將以簡單示意的方式繪示之。且為了清楚起見,圖式中之層和區域的厚度可能被誇大,並且在圖式的描述中相同的元件符號表示相同的元件。Several embodiments of the present invention will be disclosed in the following figures. For the sake of clarity, many practical details will be described together in the following description. It should be understood, however, that these practical details should not be used to limit the invention. That is, in some embodiments of the present invention, these practical details are unnecessary. In addition, for the sake of simplifying the drawings, some well-known structures and components will be shown in a simple and schematic manner in the drawings. Also, the thicknesses of layers and regions in the drawings may be exaggerated for clarity, and the same reference numerals denote the same elements in the description of the drawings.
第1圖為根據本揭露一實施例之共軸通孔結構100之立體圖 。第2圖為沿著第1圖中線段2-2的剖面圖。同時參照第1圖及第2圖。共軸通孔結構100包含基板110、第一導電結構120、第二導電結構130以絕緣層140。FIG. 1 is a perspective view of a coaxial via
基板110具有相對的第一表面112與第二表面114。第一導電結構120包含第一線路122及第一通孔124,第二導電結構130包含第二線路132及第二通孔134。第一線路122與第二線路132位在第一表面112上。第一通孔124與第二通孔134貫穿基板110。第一通孔124與第二通孔134延伸於第一方向D1。第一線路122與第二線路132延伸於垂直第一方向D1的第二方向D2。第一導電結構120的第一線路122與第二導電結構130的第二線路132共平面。換句話說,第一線路122與第二線路132位在同一水平面上。The
在本實施例中,第一方向D1為圖中的垂直方向,亦即第一方向D1為自第一表面112朝向第二表面114的方向。第二方向D2可為任意垂直於第一方向D1的水平方向,合先敘明。在本實施例中,第一線路122與第三線路126可為接地線,第二線路132與第四線路136可為訊號線,但本揭露並不以此為限。In this embodiment, the first direction D1 is a vertical direction in the figure, that is, the first direction D1 is a direction from the
如第2圖所示,第一導電結構120還包含位在第二表面114上的第三線路126,第二導電結構130還包含位在第二表面114上的第四線路136。第一通孔124的兩端分別連接第一線路122與第三線路126。第二通孔134的兩端分別連接第二線路132與第四線路136。第三線路126與第四線路136延伸於第二方向D2,且第三線路126與第四線路136共平面。換句話說,第三線路126與第四線路136位在同一水平面上。As shown in FIG. 2 , the first
絕緣層140位在第一通孔124與第二通孔134之間,且絕緣層140延伸於第一方向D1。第一通孔124圍繞第二通孔134與絕緣層140,且絕緣層140圍繞第二通孔134。如第2圖所示,絕緣層140、第一通孔124與第二通孔134相對於軸心A共軸。The
絕緣層140具有第一突出部142,且第一突出部142位在絕緣層140靠近第一表面112的末端。第一突出部142沿著第二方向D2遠離第二通孔134突出。如第2圖所示,基板110還包含位在第一表面112與第二表面114之間的介電層150。在本實施例中,基板110還包含藉由介電層150分隔的多層內部線路116,但本揭露並不以此為限。絕緣層140的第一突出部142接觸靠近第一表面112的介電層150。換句話說,第一突出部142穿過第一通孔124而延伸至介電層150。The
應理解到,為了清楚表示第二線路132與第一突出部142的結構關係,在第1圖中僅繪示出第一通孔124、第二線路132、以及絕緣層140,而省略的第一線路122。It should be understood that, in order to clearly show the structural relationship between the
如第2圖所示,第一導電結構120的第一通孔124、絕緣層140的第一突出部142、以及第二導電結構130的第二線路132於第一方向D1上重疊。第二導電結構130的第二線路132自第二通孔134延伸並跨過第一突出部142。換句話說,第一通孔124與第二線路132藉由第一突出部142電性絕緣,且共平面的第一線路122與第二線路132彼此分隔,藉此使得第一導電結構120與第二導電結構130電性絕緣。As shown in FIG. 2 , the first through
根據上述可知,由於共軸通孔結構100的第一線路122與第二線路132共平面,且第一導電結構120與第二導電結構130電性絕緣,可省略以往需增加額外的介電層以使位在不同層的第一線路與第二線路電性絕緣的步驟。如此一來,本案的第一通孔124與第二通孔134大致可具有相同的高度,使得共軸通孔結構100的整體結構較為對稱,進而提升阻抗匹配的效果。此外,由於本案可省略位在不同層的第一線路與第二線路之間的介電層,因此避免了第二通孔134突出於絕緣層外的狀況。如此一來,本案的共軸通孔結構可避免屏蔽結構的缺口導致電磁屏蔽效果不佳的問題。According to the above, since the
如第2圖所示,絕緣層140還具有第二突出部144,且第二突出部144位在絕緣層140靠近第二表面114的末端。第二突出部144沿著第二方向D2遠離第二通孔134突出。絕緣層140的第二突出部144接觸靠近第二表面114的介電層150。換句話說,第二突出部144穿過第一通孔124而延伸至介電層150。As shown in FIG. 2 , the insulating
如第2圖所示,第一導電結構120的第一通孔124、絕緣層140的第二突出部144、以及第二導電結構130的第四線路136於第一方向D1上重疊。第二導電結構130的第四線路136自第二通孔134延伸並跨過第二突出部144。換句話說,第一通孔124與第四線路136藉由第二突出部144電性絕緣,且第三線路126與第四線路136彼此分隔,藉此使得第一導電結構120與第二導電結構130電性絕緣。如同前述,第四線路136的延伸方向可為任意垂直於第一方向D1的水平方向,第2圖僅為示例,本揭露並不以此為限。As shown in FIG. 2 , the first through
應瞭解到,已敘述過的元件連接關係、材料與功效將不再重複贅述,合先敘明。在以下敘述中,將說明共軸通孔結構的製造方法。It should be understood that the connection relationship, materials and functions of the components that have been described will not be repeated, and will be described first. In the following description, the manufacturing method of the coaxial via structure will be described.
第3A圖至第10A圖為根據本揭露一實施例之共軸通孔結構的製造方法的中間步驟的俯視圖。第3B圖至第10B圖分別為沿著第3A圖至第10B圖中線段3B-3B至線段10B-10B的剖面圖。如第3A圖及第3B圖所示,共軸通孔結構的製造方法開始於形成第一貫孔OP1於基板110中。第一貫孔OP1貫穿基板110的內部線路116與介電層150。舉例來說,形成第一貫孔OP1的方式可為雷射鑽孔。FIG. 3A to FIG. 10A are top views of intermediate steps of a method for manufacturing a coaxial via structure according to an embodiment of the present disclosure. Figures 3B to 10B are cross-sectional views along
如第4A圖及第4B圖所示,在共軸通孔結構的製造方法中,接著將第一導電材料120M形成於第一表面112上、第二表面114上以及第一貫孔OP1的內壁上。形成第一導電材料120M的方式例如為電鍍,第一導電材料120M例如為銅,但本揭露並不以為限,本領域人士當可視情況選擇適當的方法與材料。As shown in FIG. 4A and FIG. 4B, in the manufacturing method of the coaxial through hole structure, the first
如第5A圖及第5B圖所示,在共軸通孔結構的製造方法中,接著形成第一凹槽TR1。第一凹槽TR1自第一表面112凹陷,且第一凹槽TR1與第一貫孔OP1連通。形成第一凹槽TR1的方式包含自第一表面112沿著第一方向D1鑽孔,並使得靠近第一表面112的介電層150自第一導電材料120M曝露。As shown in FIG. 5A and FIG. 5B , in the manufacturing method of the coaxial through-hole structure, the first groove TR1 is formed next. The first groove TR1 is recessed from the
參照第5B圖,此步驟還包含形成第二凹槽TR2。第二凹槽TR2自第二表面114凹陷,且第二凹槽TR2與第一貫孔OP1連通。形成第二凹槽TR2的方式包含自第二表面114沿著第一方向D1的反方向鑽孔,並使得靠近第二表面114的介電層150自第一導電材料120M曝露。舉例來說,形成第一凹槽TR1及第二凹槽TR2的方式可為雷射鑽孔。Referring to FIG. 5B, this step also includes forming a second groove TR2. The second groove TR2 is recessed from the
在第5A圖的俯視視角中,第一凹槽TR1與第一貫孔OP1的距離可根據第二線路132的寬度以及第一線路122與第二線路132之間所需的間距計算而得出。同樣地,在仰視視角中(圖未示),第二凹槽TR2與第一貫孔OP1的距離可根據第四線路136的寬度以及第三線路126與第四線路136之間所需的間距計算而得出。In the top view of FIG. 5A, the distance between the first groove TR1 and the first through hole OP1 can be calculated according to the width of the
如第6A圖及第6B圖所示,在共軸通孔結構的製造方法中,接著將絕緣層材料140M填充至第一貫孔OP1、第一凹槽TR1及第二凹槽TR2中,並使得絕緣層材料140M接觸自第一導電材料120M曝露的介電層150。在本實施例中,絕緣層材料140M例如可為填孔油墨,但本揭露並不以此為限。在填充絕緣層材料140M後,研磨絕緣層材料140M自第一表面112與第二表面114露出的部份,使得絕緣層140的上表面與下表面分別與第一導電材料120M齊平。As shown in FIG. 6A and FIG. 6B, in the manufacturing method of the coaxial via hole structure, the insulating
如第7A圖及第7B圖所示,在共軸通孔結構的製造方法中,接著形成第二貫孔OP2於絕緣層材料140M中。在本實施例中,第二貫孔OP2與第一貫孔OP1為同心圓。舉例來說,形成第二貫孔OP2的方式為雷射鑽孔,藉此移除一部分的絕緣層材料140M。在形成第二貫孔OP2後,剩餘的絕緣層材料140M包含位在第一貫孔OP1中的部份(即絕緣層140)以及分別位在基板110兩側的第一突出部142與第二突出部144。As shown in FIG. 7A and FIG. 7B , in the manufacturing method of the coaxial via structure, the second through hole OP2 is then formed in the insulating
如第8A圖及第8B圖所示,在共軸通孔結構的製造方法中,接著將第二導電材料130M形成於第一表面112上、第二表面114上以及第二貫孔OP2中。形成第一導電材料120M的方式例如可為電鍍,第一導電材料120M例如為銅,但本揭露並不以此為限,本領域人士當可視情況選擇適當的方法與材料。As shown in FIG. 8A and FIG. 8B , in the manufacturing method of the coaxial via structure, the second
第二導電材料130M位在第二貫孔OP2中,且第一貫孔OP1中的第一導電材料120M(即第一通孔124)包圍絕緣層140與第二貫孔OP2中的第二導電材料130M(即第二通孔134),使得絕緣層140、第一貫孔OP1中的第一導電材料120M與第二貫孔OP2中的第二導電材料130M相對於軸心A共軸。The second
如第9A圖及第9B圖所示,在共軸通孔結構的製造方法中,接著形成光罩160於第一表面112與第二表面114上。光罩160包含用以形成第一線路122與第二線路132的圖案以及用以形成第三線路126與第四線路136的圖案。As shown in FIG. 9A and FIG. 9B , in the manufacturing method of the coaxial via structure, a
如第10A圖及第10B圖所示,在共軸通孔結構的製造方法中,接著藉由光罩160圖案化第一導電材料120M與第二導電材料130M。自光罩160露出的第二導電材料130M及第一導電材料120M接續地被移除直到絕緣層140與介電層150自光罩160露出。As shown in FIG. 10A and FIG. 10B , in the manufacturing method of the coaxial via structure, the first
同時參照第10A圖、第10B圖、第11A圖及第11B圖。在共軸通孔結構的製造方法中,最後將光罩160移除,並形成絕緣保護層170。絕緣保護層170具有開口以連接導電件,例如金屬凸塊、凸塊或焊球(圖未示)。Also refer to Figures 10A, 10B, 11A and 11B. In the manufacturing method of the coaxial via structure, the
如第11B圖所示,在上述的步驟之後,即可形成彼此分隔的第一線路122與第二線路132,且第一線路122與第二線路132共平面。第一通孔124與第二線路132藉由第一凹槽TR1中的第一突出部142電性絕緣。第一線路122可包含任意線路圖案,只要第一線路122與第二線路132電性絕緣即可。As shown in FIG. 11B , after the above steps, the
同樣地,在上述的步驟之後,即可形成彼此分隔的第三線路126與第四線路136,且第三線路126與第四線路136共平面。第一通孔124與第四線路136藉由第二凹槽TR2中的第二突出部144電性絕緣。第三線路126可包含任意線路圖案 (圖未示),只要第三線路126與第四線路136電性絕緣即可。Likewise, after the above steps, the
參照第11A圖。在本實例中,第二線路132具有寬度W1,且絕緣層140與第一突出部142連接處具有寬度W2。寬度W2可藉由改變第一凹槽TR1與第一貫孔OP1的距離而對應地調整,寬度W2也可取決於第一凹槽TR1的孔徑。因此,根據所需的寬度W1,可在形成第一凹槽TR1的步驟中計算出第一凹槽TR1與第一貫孔OP1的適當距離。如此一來,可確保寬度W2足夠寬,以藉此降低第二線路132的斷線風險。第二線路132與相鄰的第一線路122之間具有間距I。在特定阻抗的需求限制下,可根據第二線路132的寬度W1與厚度、介電層150之參數決定間距I,藉此提升阻抗匹配效果。See Figure 11A. In this example, the
綜上所述,由於本揭露的共軸通孔結構具有共平面的接地線與訊號線(第一線路與第二線路),且第一導電結構與第二導電結構可透過絕緣層電性絕緣,因此本揭露的共軸通孔結構可具有較佳的電磁雜訊屏蔽以及阻抗匹配效果,以提升高頻訊號完整性。此外,本揭露的共軸通孔結構可減少介電層的數量,以縮減共軸通孔結構的厚度。因此,本揭露的共軸通孔結構還可具有降低成本之技術功效。In summary, since the coaxial via structure of the present disclosure has coplanar ground lines and signal lines (the first line and the second line), and the first conductive structure and the second conductive structure can be electrically insulated through the insulating layer , so the coaxial via structure of the present disclosure can have better electromagnetic noise shielding and impedance matching effects, so as to improve the integrity of high-frequency signals. In addition, the disclosed coaxial via structure can reduce the number of dielectric layers to reduce the thickness of the coaxial via structure. Therefore, the coaxial via structure of the present disclosure also has the technical effect of reducing costs.
雖然本發明已以實施方式揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範圍內,當可作各種之更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。Although the present invention has been disclosed above in terms of implementation, it is not intended to limit the present invention. Anyone skilled in this art can make various changes and modifications without departing from the spirit and scope of the present invention. Therefore, the protection of the present invention The scope shall be defined by the appended patent application scope.
100:共軸通孔結構
110:基板
112:第一表面
114:第二表面
116:內部線路
120:第一導電結構
120M: 第一導電材料
122:第一線路
124:第一通孔
126:第三線路
130:第二導電結構
130M: 第二導電材料
132:第二線路
134:第二通孔
136:第四線路
140:絕緣層
140M:絕緣層材料
142:第一突出部
144:第二突出部
150:介電層
160:光罩
170:絕緣保護層
D1:第一方向
D2:第二方向
OP1:第一貫孔
OP2:第二貫孔
TR1:第一凹槽
TR2:第二凹槽
A:軸心
3B-3B,4B-4B,5B-5B,6B-6B,7B-7B,8B-8B,9B-9B,10B-10B,11B-11B:線段
W1,W2:寬度
I:間距
100: coaxial through-hole structure
110: Substrate
112: first surface
114: second surface
116: Internal wiring
120: the first
第1圖為根據本揭露一實施例之共軸通孔結構之立體圖 。
第2圖為沿著第1圖中線段2-2的剖面圖。
第3A圖至第11A圖為根據本揭露一實施例之共軸通孔結構的製造方法的中間步驟的俯視圖。
第3B圖至第11B圖分別為沿著第3A圖至第11A圖中線段3B-3B至線段11B-11B的剖面圖。
FIG. 1 is a perspective view of a coaxial via structure according to an embodiment of the present disclosure.
Figure 2 is a cross-sectional view along line 2-2 in Figure 1 .
FIG. 3A to FIG. 11A are top views of intermediate steps of a method for manufacturing a coaxial via structure according to an embodiment of the present disclosure.
Figures 3B to 11B are cross-sectional views along
110:基板 112:第一表面 114:第二表面 116:內部線路 120:第一導電結構 122:第一線路 124:第一通孔 126:第三線路 130:第二導電結構 132:第二線路 134:第二通孔 136:第四線路 140:絕緣層 142:第一突出部 144:第二突出部 150:介電層 A:軸心 D1:第一方向 D2:第二方向 110: Substrate 112: first surface 114: second surface 116: Internal wiring 120: the first conductive structure 122: The first line 124: the first through hole 126: The third line 130: second conductive structure 132: second line 134: Second through hole 136: The fourth line 140: insulating layer 142: The first protrusion 144: second protrusion 150: dielectric layer A: axis D1: the first direction D2: Second direction
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/452,771 US20220240375A1 (en) | 2021-01-28 | 2021-10-28 | Co-axial via structure and manufacturing method of the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202163142994P | 2021-01-28 | 2021-01-28 | |
US63/142,994 | 2021-01-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202231137A TW202231137A (en) | 2022-08-01 |
TWI781786B true TWI781786B (en) | 2022-10-21 |
Family
ID=82525693
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110137649A TWI781786B (en) | 2021-01-28 | 2021-10-08 | Co-axial via structure and manufacturing method of the same |
TW110137648A TWI804000B (en) | 2021-01-28 | 2021-10-08 | Co-axial via structure |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110137648A TWI804000B (en) | 2021-01-28 | 2021-10-08 | Co-axial via structure |
Country Status (2)
Country | Link |
---|---|
CN (2) | CN114823619A (en) |
TW (2) | TWI781786B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20240074054A1 (en) * | 2022-08-25 | 2024-02-29 | The Phoenix Company Of Chicago, Inc. | Impedance matched via connections in a printed circuit board |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1697593A (en) * | 2004-05-10 | 2005-11-16 | 富士通株式会社 | Wiring base board, method of producing thereof, and electronic device |
CN1741708A (en) * | 2004-08-27 | 2006-03-01 | 因芬尼昂技术股份公司 | Circuit board and method for producing a circuit board |
TW200718305A (en) * | 2005-10-18 | 2007-05-01 | Nec System Technology Ltd | Lead pin, circuit, semiconductor device, and method of forming lead pin |
TW201622508A (en) * | 2014-12-15 | 2016-06-16 | 財團法人工業技術研究院 | Signal transmission board and manufacturing method thereof |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6605551B2 (en) * | 2000-12-08 | 2003-08-12 | Intel Corporation | Electrocoating process to form a dielectric layer in an organic substrate to reduce loop inductance |
US6361348B1 (en) * | 2001-01-15 | 2002-03-26 | Tyco Electronics Corporation | Right angle, snap on coaxial electrical connector |
JP4136924B2 (en) * | 2003-12-19 | 2008-08-20 | ヒロセ電機株式会社 | Coaxial electrical connector |
SG135065A1 (en) * | 2006-02-20 | 2007-09-28 | Micron Technology Inc | Conductive vias having two or more elements for providing communication between traces in different substrate planes, semiconductor device assemblies including such vias, and accompanying methods |
CN101442879B (en) * | 2007-11-20 | 2010-08-18 | 英业达股份有限公司 | Circuit board and conductivity through-hole structure thereof |
US8273995B2 (en) * | 2008-06-27 | 2012-09-25 | Qualcomm Incorporated | Concentric vias in electronic substrate |
TW201242178A (en) * | 2011-04-11 | 2012-10-16 | Hon Hai Prec Ind Co Ltd | Coaxial electrical connector |
JP6241597B2 (en) * | 2013-10-07 | 2017-12-06 | 第一精工株式会社 | Coaxial electrical connector |
-
2021
- 2021-10-08 TW TW110137649A patent/TWI781786B/en active
- 2021-10-08 CN CN202111170637.1A patent/CN114823619A/en active Pending
- 2021-10-08 TW TW110137648A patent/TWI804000B/en active
- 2021-10-08 CN CN202111170641.8A patent/CN114828399A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1697593A (en) * | 2004-05-10 | 2005-11-16 | 富士通株式会社 | Wiring base board, method of producing thereof, and electronic device |
CN1741708A (en) * | 2004-08-27 | 2006-03-01 | 因芬尼昂技术股份公司 | Circuit board and method for producing a circuit board |
TW200718305A (en) * | 2005-10-18 | 2007-05-01 | Nec System Technology Ltd | Lead pin, circuit, semiconductor device, and method of forming lead pin |
TW201622508A (en) * | 2014-12-15 | 2016-06-16 | 財團法人工業技術研究院 | Signal transmission board and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN114828399A (en) | 2022-07-29 |
TW202230892A (en) | 2022-08-01 |
TW202231137A (en) | 2022-08-01 |
CN114823619A (en) | 2022-07-29 |
TWI804000B (en) | 2023-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8404981B2 (en) | Process for making stubless printed circuit boards | |
US7378601B2 (en) | Signal transmission structure and circuit substrate thereof | |
US6700076B2 (en) | Multi-layer interconnect module and method of interconnection | |
US8963018B2 (en) | Printed circuit board | |
US7750249B2 (en) | Multilayer printed circuit board and method of manufacturing same | |
US20050196898A1 (en) | Process of plating through hole | |
TWI781786B (en) | Co-axial via structure and manufacturing method of the same | |
CN109803481B (en) | Multilayer printed circuit board and method for manufacturing multilayer printed circuit board | |
CN111565524A (en) | Circuit board and preparation process thereof | |
TWI479968B (en) | Fabrication method of circuit board, circuit board, and chip package structure | |
TW201927101A (en) | Multilayer printed circuit board and method for manufacturing a multilayer printed circuit board | |
US20120279774A1 (en) | Circuit board | |
US11792918B2 (en) | Co-axial via structure | |
US20120234580A1 (en) | Circuit board | |
US20220240375A1 (en) | Co-axial via structure and manufacturing method of the same | |
CN113678574B (en) | Packaging device for common mode rejection and printed circuit board | |
KR100573494B1 (en) | Method of embedding a coaxial line in printed circuit board | |
CN115776760A (en) | Circuit board, manufacturing method thereof and electronic device | |
TWI651022B (en) | Multi-layer circuit structure and manufacturing method thereof | |
US10842017B2 (en) | Printed circuit boards with non-functional features | |
TWI608769B (en) | Flexible print circuit board and method for manufacturing same | |
JP6536057B2 (en) | Wiring board and method of manufacturing the same | |
JP7428837B2 (en) | Mounting plate for manufacturing a package substrate, package substrate structure, and manufacturing method thereof | |
TWI827128B (en) | Circuit board with semi-through hole structure and manufacturing method thereof | |
TWI815528B (en) | Circuit board structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent |