TWI553780B - 接觸結構以及採用該接觸結構的半導體記憶元件 - Google Patents

接觸結構以及採用該接觸結構的半導體記憶元件 Download PDF

Info

Publication number
TWI553780B
TWI553780B TW102113657A TW102113657A TWI553780B TW I553780 B TWI553780 B TW I553780B TW 102113657 A TW102113657 A TW 102113657A TW 102113657 A TW102113657 A TW 102113657A TW I553780 B TWI553780 B TW I553780B
Authority
TW
Taiwan
Prior art keywords
memory device
semiconductor memory
dielectric layer
material layer
layer
Prior art date
Application number
TW102113657A
Other languages
English (en)
Other versions
TW201436111A (zh
Inventor
俞建安
吳奇煌
Original Assignee
南亞科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 南亞科技股份有限公司 filed Critical 南亞科技股份有限公司
Publication of TW201436111A publication Critical patent/TW201436111A/zh
Application granted granted Critical
Publication of TWI553780B publication Critical patent/TWI553780B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H01L23/5223—Capacitor integral with wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
    • H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05—Making the transistor
    • H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/485—Bit line contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/906—Dram with capacitor electrodes used for accessing, e.g. bit line is capacitor plate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

接觸結構以及採用該接觸結構的半導體記憶元件
本發明係有關於一種接觸結構以及採用該接觸結構的半導體元件，特別是有關於一種置於高密度記憶體陣列中的接觸結構，用以拾接記憶體陣列區域內的位址線(address lines)。
為了獲得更高密度的動態隨機存取記憶體(DRAM)晶片，半導體工業面臨的挑戰是如何將記憶胞單元進一步的微縮。過去幾個世代，DRAM製造業者已發展出各種記憶胞佈局，目的在減少其所佔晶片面積。最近的設計是將位址線埋入在矽基材中，再將電晶體及電容製作於上面，構成垂直堆疊，藉以提高晶片密度。
目前的DRAM製程中，仍須要額外的製程步驟，將第一層金屬接觸連接至靠近陣列邊緣的週邊區內的位址線，例如，位元線。對於非常高密度的記憶體陣列，且各個記憶胞大小約為4F2來說(F為製程最小尺寸)，幾乎已無空間在高密度的記憶體陣列區域內對位元線進行拾接，尤其是在陣列中央，因此，影響到電路佈局的應用，並且使得晶片尺寸無法進一步縮小。由此可知，該技術領域仍需要改良的接觸結構，使其可以被佈置在高密度記憶體陣列內，用以拾接位址線。
本發明的主要目的即在於提供一種改良的接觸結構，以解決上述先前技藝的不足與缺點。
為達上述目的，本發明披露一種半導體記憶元件，包含有一 基材，其上包含一記憶陣列區域以及一週邊電路區域；一第一介電層，覆蓋該記憶陣列區域以及該週邊電路區域；一第二介電層，位於該第一介電層上，覆蓋該記憶陣列區域以及該週邊電路區域；至少一電容結構，位於該記憶陣列區域內，且該電容結構包含一電極材料層，埋設在該第二介電層中；以及一接觸結構，包含該電極材料層以及一導電接觸材料層，該導電接觸材料層位在該電極材料層上並直接接觸該電極材料層。
為讓本發明之上述目的、特徵及優點能更明顯易懂，下文特舉較佳實施方式，並配合所附圖式，作詳細說明如下。然而如下之較佳實施方式與圖式僅供參考與說明用，並非用來對本發明加以限制者。
10‧‧‧基材
12‧‧‧第一介電層
14‧‧‧第二介電層
16‧‧‧硬遮罩層
20‧‧‧插塞
20a‧‧‧插塞
20b‧‧‧插塞
22‧‧‧開孔
22a‧‧‧開孔
22b‧‧‧開孔
24‧‧‧電極材料層
26‧‧‧犧牲層
32‧‧‧第三介電層
32a‧‧‧開口
32b‧‧‧開口
40‧‧‧接觸材料層
40a‧‧‧接觸結構
40b‧‧‧接觸結構
102‧‧‧記憶陣列區域
104‧‧‧週邊電路區域
第1圖至第5圖為依據本發明實施例所繪示的與堆疊電容製程相容的接觸結構製作方法的剖面示意圖。
在下文中，將參照附圖說明本發明實施細節，該些附圖中之內容構成說明書一部份，並以可實行該實施例之特例描述方式繪示。下文實施例已揭露足夠的細節俾使該領域之一般技藝人士得以具以實施。當然，本發明中亦可採行其他的實施例，或是在不悖離文中所述實施例的前提下作出任何結構性、邏輯性、及電性上的改變。因此，下文之細節描述將不欲被視為是一種限定，反之，其中所包含的實施例將由隨附的申請專利範圍來加以界定。
文中所提及的「晶圓」或「基材」等名稱可以是在表面上已有材料層或積體電路元件層的半導體基底，其中，基材可以被理解為包括半導體晶圓。基材也可以指在製作過程中的半導體基底或晶圓，其上形成有不同材料層。舉例而言，晶圓或基材可以包括摻雜或未摻雜半導 體、在絕緣材或半導體底材上形成的磊晶半導體、及其它已知的半導體結構。
本發明主要披露一種置於高密度記憶體陣列中的接觸結構，用以拾接記憶體陣列區域內的位址線，然而，熟習該項技藝者應能理解所披露的接觸結構也可以被應用在記憶體陣列外的週邊電路區域。例如，所披露的接觸結構還可能被應用在位元線拾接接觸、週邊電路元件、字元線編結(word line stitch)、或特殊的分層數位線的應用。此外，熟習該項技藝者應理解一個記憶胞通常由一個電容及一個電晶體所構成。
本發明係特別適合被應用在動態隨機存取記憶體胞結構中，其中具有堆疊式記憶胞佈局以及埋入式位元線或字元線，另外，亦適合被應用在結合該等動態隨機存取記憶體胞結構的積體電路，其中各個動態隨機存取記憶體胞所佔面積大小為4F2(F指製程最小尺寸)。
第1圖至第5圖例示一種與目前堆疊電容製程相容的接觸結構製作方法。如第1圖所示，先提供一基材10，其中，為簡化說明，已製作在基材10中的電晶體或絕緣結構將不顯示。在基材10表面上形成有一第一介電層12，在第一介電層12中有複數個插塞20、20a及20b。舉例來說，插塞20及20a係製作於記憶體陣列區域102內，而插塞20b(僅例示其中一個)係製作於週邊電路區域104內，其中週邊電路區域104靠近記憶體陣列區域102。根據本發明實施例，插塞20、20a及20b可以是鎢插塞。根據本發明實施例，插塞20係用以耦合一電容，更明確的說，是耦合記憶胞的下電極。插塞20a及20b則作為相對應接觸結構的基座，用來拾接，例如，位元線或編結字元線。根據本發明實施例，插塞20可以電連結至一垂直通道電晶體的汲極或源極(圖未示)。
仍然參閱第1圖，在形成插塞20、20a及20b之後，接著在第一介電層12上沈積一第二介電層14，例如，硼磷矽玻璃(BPSG)等，覆蓋在第一介電層12以及插塞20、20a及20b上。然後，在第二介電層14 上沈積一硬遮罩層16，例如，氮化矽層。第二介電層14及硬遮罩層16的厚度總和大致上決定了在記憶陣列區域102內記憶胞的電容高度。接著，以微影及蝕刻製程在硬遮罩層16及第二介電層14內蝕刻出開孔22、22a及22b，其分別顯露出插塞20、20a及20b。
如第2圖所示，在基材10上先沈積均厚的電極材料層24，例如，氮化鈦層或類似材料，使電極材料層24共形的覆蓋硬遮罩層16上表面以及開孔22、22a及22b的表面。值得注意的是，電極材料層24並不會填滿開孔22、22a及22b。然後，在電極材料層24表面形成一犧牲層26，例如，光阻材料，並填滿開孔22、22a及22b。再以化學機械研磨(CMP)製程移除開孔22、22a及22b外的犧牲層26及電極材料層24，其中以硬遮罩層16作為研磨停止層。在完成CMP製程後，硬遮罩層16的上表面約略與犧牲層26的上表面齊平。
如第3圖所示，接著以低溫化學氣相沈積製程在基材10上沈積一第三介電層32，例如，二氧化矽或氮化矽。根據本發明實施例，上述低溫化學氣相沈積製程可以包括原子層沈積法。第三介電層32覆蓋硬遮罩層16上表面以及犧牲層26的上表面。然後，以微影及蝕刻製程在記憶陣列區域102內形成開口32a，在週邊電路區域104內形成開口32b，其中開口32a顯露出位於開孔22a中的犧牲層26，開口32b顯露出位於開孔22b中的犧牲層26。接下來，以圖案化的第三介電層32作為硬遮罩，進行乾蝕刻製程，將顯露出來的犧牲層26從開孔22a及22b完全去除，如此顯露出開孔22a及22b的電極材料層24。
如第4圖所示，接著在基材10上沈積一接觸材料層40。由於開孔22a及22b的尺寸通常非常小，因此較佳是採用原子層沈積法來沈積接觸材料層40，以確保開孔22a及22b可以被完全填滿，而無孔洞或間隙形成。根據本發明實施例，接觸材料層40可以是鈦、氮化鈦或其他材料所構成。
如第5圖所示，沈積接觸材料層40之後，繼續進行CMP製程，去除開孔22a及22b外多出的接觸材料層40。較佳者，可以將第三介電層32在此步驟中一併移除，顯露出開孔22的犧牲層26以及硬遮罩層16的上表面，如此在記憶陣列區域102內形成接觸結構40a，而在週邊電路區域104內形成接觸結構40b。接續上述接觸結構製作方法，還可以另外進行記憶陣列區域102內電容其餘部分的製作，例如，先將開孔22內的犧牲層26移除以顯露出電極材料層24，其可以作為電容的下電極。然後，可以在下電極上形成電容介電層(圖未示)，再於電容介電層上形成上電極(圖未示)。
本發明的優點在於接觸結構製程係與電容製作步驟整合，如此一來，第一層金屬到位元線的接觸即可被佈置在記憶陣列的中央，用以拾接位元線或位址線，因此，無需再將位元線延伸至週邊線路區域，這使得晶片面積可以進一步縮小。此外，在週邊電路區域內的接觸結構也可以與電容製作步驟整合在一起，如此，傳統設置在陣列邊緣的拾接接觸即可省略以節省成本。
以上所述僅為本發明之較佳實施例，凡依本發明申請專利範圍所做之均等變化與修飾，皆應屬本發明之涵蓋範圍。
10‧‧‧基材
12‧‧‧第一介電層
14‧‧‧第二介電層
16‧‧‧硬遮罩層
20‧‧‧插塞
20a‧‧‧插塞
20b‧‧‧插塞
24‧‧‧電極材料層
26‧‧‧犧牲層
40‧‧‧接觸材料層
40a‧‧‧接觸結構
40b‧‧‧接觸結構
102‧‧‧記憶陣列區域
104‧‧‧週邊電路區域

Claims (12)

  1. 一種半導體記憶元件，包含有：一基材，其上包含一記憶陣列區域以及一週邊電路區域；一第一介電層，覆蓋該記憶陣列區域以及該週邊電路區域；一第二介電層，位於該第一介電層上，覆蓋該記憶陣列區域以及該週邊電路區域；第一插塞以及一第二插塞，僅埋設在該第一介電層中；至少一電容結構，位於該記憶陣列區域內，且該電容結構包含一電極材料層，埋設在該第二介電層中；以及一接觸結構，包含該電極材料層以及一導電接觸材料層，該導電接觸材料層位在該電極材料層上並直接接觸該電極材料層，其中該接觸結構係埋設在該第二介電層中，其中該電容結構與該接觸結構具有相同的高度。
  2. 如申請專利範圍第1項所述之一種半導體記憶元件，其中該第一插塞係電連接至該電容結構的下電極。
  3. 如申請專利範圍第1項所述之一種半導體記憶元件，其中該第二插塞係電連接至該接觸結構。
  4. 如申請專利範圍第1項所述之一種半導體記憶元件，其中該電容結構係埋設在該第二介電層的一第一開孔中。
  5. 如申請專利範圍第4項所述之一種半導體記憶元件，其中該接觸結構係埋設在該第二介電層的第二開孔中。
  6. 如申請專利範圍第5項所述之一種半導體記憶元件，其中該電極材料層覆蓋在該第一、第二開孔的表面上。
  7. 如申請專利範圍第1項所述之一種半導體記憶元件，其中該第一、第二插塞為鎢插塞。
  8. 如申請專利範圍第1項所述之一種半導體記憶元件，其中該接觸結構係位於該記憶陣列區域內。
  9. 如申請專利範圍第1項所述之一種半導體記憶元件，其中該接觸結構係位於該週邊電路區域內。
  10. 如申請專利範圍第1項所述之一種半導體記憶元件，其中該電極材料層包含氮化鈦。
  11. 如申請專利範圍第1項所述之一種半導體記憶元件，其中該接觸結構包含鈦或氮化鈦。
  12. 如申請專利範圍第5項所述之一種半導體記憶元件，其中該接觸材料層完全填滿該第二開孔。
TW102113657A 2013-03-06 2013-04-17 接觸結構以及採用該接觸結構的半導體記憶元件 TWI553780B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/786,463 US9041154B2 (en) 2013-03-06 2013-03-06 Contact structure and semiconductor memory device using the same

Publications (2)

Publication Number Publication Date
TW201436111A TW201436111A (zh) 2014-09-16
TWI553780B true TWI553780B (zh) 2016-10-11

Family

ID=51467886

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102113657A TWI553780B (zh) 2013-03-06 2013-04-17 接觸結構以及採用該接觸結構的半導體記憶元件

Country Status (3)

Country Link
US (1) US9041154B2 (zh)
CN (1) CN104037176B (zh)
TW (1) TWI553780B (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9929019B2 (en) * 2016-04-07 2018-03-27 Micron Technology, Inc. Patterns forming method
CN107154406B (zh) * 2017-05-12 2021-01-26 京东方科技集团股份有限公司 显示基板及其制作方法和显示装置
CN109712989B (zh) * 2018-12-29 2021-04-23 长江存储科技有限责任公司 一种三维存储器
WO2021056984A1 (zh) * 2019-09-27 2021-04-01 福建省晋华集成电路有限公司 电接触结构、接触垫版图及结构、掩模板组合及制造方法
EP4195252A4 (en) 2020-09-11 2024-01-17 Changxin Memory Technologies, Inc. SEMICONDUCTOR STRUCTURE AND PRODUCTION PROCESS THEREOF
CN114171463B (zh) * 2020-09-11 2024-06-21 长鑫存储技术有限公司 半导体结构及其制作方法
US11996440B2 (en) * 2021-03-17 2024-05-28 Changxin Memory Technologies, Inc. Capacitor array, method for manufacturing the same and memory
CN112951768B (zh) * 2021-03-17 2023-04-18 长鑫存储技术有限公司 电容阵列及其制造方法和存储器
CN118019331A (zh) * 2021-06-23 2024-05-10 福建省晋华集成电路有限公司 半导体结构及其制作方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6720232B1 (en) * 2003-04-10 2004-04-13 Taiwan Semiconductor Manufacturing Company Method of fabricating an embedded DRAM for metal-insulator-metal (MIM) capacitor structure
US20070170484A1 (en) * 2006-01-24 2007-07-26 Fujitsu Limited Semiconductor device and its manufacturing method

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2956482B2 (ja) * 1994-07-29 1999-10-04 日本電気株式会社 半導体記憶装置及びその製造方法
US5837577A (en) * 1998-04-24 1998-11-17 Vanguard International Semiconductor Corporation Method for making self-aligned node contacts to bit lines for capacitor-over-bit-line structures on dynamic random access memory (DRAM) devices
US6271596B1 (en) * 1999-01-12 2001-08-07 Agere Systems Guardian Corp. Damascene capacitors for integrated circuits
KR100308622B1 (ko) * 1999-04-12 2001-11-01 윤종용 디램 셀 캐패시터 및 제조 방법
DE10010081A1 (de) * 2000-03-02 2001-09-13 Nmi Univ Tuebingen Vorrichtung und Elektrodenanordnung für elektrophysiologische Untersuchungen
KR100338775B1 (ko) * 2000-06-20 2002-05-31 윤종용 Ｄｒａｍ을 포함하는 반도체 소자의 콘택 구조체 및 그형성방법
US6710391B2 (en) * 2002-06-26 2004-03-23 Texas Instruments Incorporated Integrated DRAM process/structure using contact pillars
KR100456697B1 (ko) * 2002-07-30 2004-11-10 삼성전자주식회사 반도체 장치의 캐패시터 및 그 제조방법
US7282757B2 (en) * 2003-10-20 2007-10-16 Taiwan Semiconductor Manufacturing Company, Ltd. MIM capacitor structure and method of manufacture
JP4492940B2 (ja) * 2004-05-31 2010-06-30 ルネサスエレクトロニクス株式会社 半導体装置
US7557013B2 (en) * 2006-04-10 2009-07-07 Micron Technology, Inc. Methods of forming a plurality of capacitors
JP2011108927A (ja) * 2009-11-19 2011-06-02 Elpida Memory Inc 半導体装置の製造方法
JP2011233765A (ja) * 2010-04-28 2011-11-17 Elpida Memory Inc 半導体装置及び半導体装置の製造方法
US8283713B2 (en) * 2010-06-02 2012-10-09 Lsi Corporation Logic-based eDRAM using local interconnects to reduce impact of extension contact parasitics
JP5638408B2 (ja) * 2011-01-28 2014-12-10 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6720232B1 (en) * 2003-04-10 2004-04-13 Taiwan Semiconductor Manufacturing Company Method of fabricating an embedded DRAM for metal-insulator-metal (MIM) capacitor structure
US20070170484A1 (en) * 2006-01-24 2007-07-26 Fujitsu Limited Semiconductor device and its manufacturing method

Also Published As

Publication number Publication date
TW201436111A (zh) 2014-09-16
US20140252545A1 (en) 2014-09-11
CN104037176B (zh) 2017-06-09
CN104037176A (zh) 2014-09-10
US9041154B2 (en) 2015-05-26

Similar Documents

Publication Publication Date Title
TWI553780B (zh) 接觸結構以及採用該接觸結構的半導體記憶元件
US8841195B2 (en) Semiconductor device with multi-layered storage node and method for fabricating the same
KR102076060B1 (ko) 커패시터를 포함하는 반도체 소자 및 이의 제조 방법
TW201727874A (zh) 具有增大記憶胞接觸區域的半導體記憶體裝置及其製作方法
US20130183805A1 (en) High capacitance trench capacitor
CN108511440B (zh) 具有电容连接垫的半导体结构与电容连接垫的制作方法
JP4446179B2 (ja) 半導体装置の製造方法
US8252641B2 (en) Memory embedded logic semiconductor device having memory region and logic circuit region
CN109326596B (zh) 具有电容连接垫的半导体结构与电容连接垫的制作方法
US8247304B2 (en) Method of manufacturing semiconductor device having capacitor under bit line structure
KR20100087915A (ko) 실린더형 스토리지 노드를 포함하는 반도체 메모리 소자 및그 제조 방법
JP4964407B2 (ja) 半導体装置及びその製造方法
JP2010123961A (ja) 半導体装置の配線構造物及びその形成方法
TWI497649B (zh) 埋入式字元線結構及其製造方法
TWI503958B (zh) 形成記憶胞電晶體的方法
US20130161781A1 (en) Semiconductor device and method for manufacturing the same
KR20140019705A (ko) 반도체 소자 및 그 제조 방법
US20090258488A1 (en) Methods of fabricating semiconductor devices including storage node landing pads separated from bit line contact plugs
US8445957B2 (en) Semiconductor device and method of manufacturing the same
US9698142B2 (en) Semiconductor device and method for forming the same
KR20100110098A (ko) 반도체 소자의 제조 방법
JP2004031886A (ja) コンタクトの製造方法
TWI571963B (zh) ***式接觸結構與其製作方法
JP2009170637A (ja) 半導体記憶装置の製造方法および半導体記憶装置
US9349813B2 (en) Method for fabricating semiconductor device