TWI416481B - Liquid crysatl display and liquid crystal display panel - Google Patents
Liquid crysatl display and liquid crystal display panel Download PDFInfo
- Publication number
- TWI416481B TWI416481B TW98102571A TW98102571A TWI416481B TW I416481 B TWI416481 B TW I416481B TW 98102571 A TW98102571 A TW 98102571A TW 98102571 A TW98102571 A TW 98102571A TW I416481 B TWI416481 B TW I416481B
- Authority
- TW
- Taiwan
- Prior art keywords
- bias
- scan
- pin
- signal
- pixel
- Prior art date
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
Abstract
Description
本發明是有關於一種平面顯示技術,且特別是有關於一種可以減少閘極驅動器之通道數的液晶顯示器與液晶顯示面板。The present invention relates to a flat display technology, and more particularly to a liquid crystal display and a liquid crystal display panel which can reduce the number of channels of a gate driver.
多域垂直配向型液晶顯示器(以下簡稱為MVA LCD)雖然可以達到廣視角的目的,但是其所存在的色偏(color washout)現象之問題也是為人所詬病。而所謂的色偏指的是當使用者以不同的觀賞角度觀看液晶顯示器所顯示的影像時,使用者會看見不同色彩階調的影像,例如使用者在以較偏斜的角度觀看顯示器所顯示的影像時會看見較為偏白的影像。Although the multi-domain vertical alignment type liquid crystal display (hereinafter referred to as MVA LCD) can achieve a wide viewing angle, the problem of color washout phenomenon is also criticized. The so-called color shift refers to when the user views the image displayed by the liquid crystal display at different viewing angles, the user can see images of different color tones, for example, the user displays the display at a more oblique angle. The image will be more white when you see the image.
傳統技藝為了要解決上述色偏的問題,主要會將MVA LCD之液晶顯示面板內的每一個畫素單元區分為光穿透率不同的兩個區域,其中一個區域的光穿透率會比較高(亦即亮區),來用以顯示較高灰階的色彩;而另一區域的光穿透率會比較低(亦即暗區),來用以顯示較低灰階的色彩。藉此,以較高灰階的色彩與較低灰階的色彩來混合成一中間灰階的色彩後,則可使得使用者不論從正視或以傾斜的角度來觀看顯示器所顯示的影像時,皆可觀看到相近的色彩影像。In order to solve the above problem of color shift, the conventional art mainly divides each pixel unit in the liquid crystal display panel of the MVA LCD into two regions with different light transmittances, and the light transmittance of one region is relatively high. (ie bright area) to display the color of the higher gray level; and the light transmittance of the other area will be lower (ie dark area) to display the lower gray color. Thereby, the color of the upper gray scale is mixed with the color of the higher gray scale and the color of the lower gray scale, so that the user can view the image displayed by the monitor from a front view or a tilt angle. You can see similar color images.
也亦因如此,在某種設計理念下(如圖1A所示,其中標號Vst1~Vst3為閘極驅動器的偏壓線通道,而標號G1~G3為閘極驅動器的驅動通道),若利用閘極驅動器來提供畫素單元(包含A+B兩區)所需的偏壓信號時,由於閘極驅動器的一個偏壓線通道(即提供偏壓信號的通道)僅會對應到液晶顯示面板內的一條偏壓線。如此一來,在設計上,閘極驅動器整體的通道數就必須加倍。而此種設計理念,不但會造成閘極驅動器的製作成本高漲,且更會使得閘極驅動器整體的消耗功率增加。For this reason, under certain design concepts (as shown in FIG. 1A, wherein the labels Vst1 to Vst3 are the bias line channels of the gate driver, and the labels G1 to G3 are the driving channels of the gate driver), if the gate is utilized When the pole driver provides the bias signal required by the pixel unit (including the A+B two regions), a bias line channel of the gate driver (ie, the channel providing the bias signal) only corresponds to the liquid crystal display panel. a bias line. As a result, the number of channels of the gate driver as a whole must be doubled. This design concept not only causes the manufacturing cost of the gate driver to be high, but also increases the power consumption of the gate driver as a whole.
有鑒於此,本發明提供一種可以減少閘極驅動器之通道數的液晶顯示器與液晶顯示面板。In view of this, the present invention provides a liquid crystal display and a liquid crystal display panel which can reduce the number of channels of a gate driver.
本發明提供一種液晶顯示器,其包括液晶顯示面板、背光模組,以及閘極驅動器。液晶顯示面板具有主動元件陣列基板,而所述主動元件陣列基板包括第一至第四掃描線、第一至第四畫素,以及第一與第二偏壓線。第一畫素包括第一子畫素與第二子畫素,其中第一子畫素包括第一主動元件與第一儲存電容,而第二子畫素包括第二主動元件與第二儲存電容。The invention provides a liquid crystal display comprising a liquid crystal display panel, a backlight module, and a gate driver. The liquid crystal display panel has an active device array substrate, and the active device array substrate includes first to fourth scan lines, first to fourth pixels, and first and second bias lines. The first pixel includes a first sub-pixel and a second sub-pixel, wherein the first sub-pixel includes a first active component and a first storage capacitor, and the second sub-pixel includes a second active component and a second storage capacitor .
第二畫素包括第三子畫素與第四子畫素,其中第三子畫素包括第三主動元件與第三儲存電容,而第四子畫素包括第四主動元件與第四儲存電容。第三畫素包括第五子畫素與第六子畫素,其中第五子畫素包括第五主動元件與第五儲存電容,而第六子畫素包括第六主動元件與第六儲存電容。第四畫素包括第七子畫素與第八子畫素,其中第七子畫素包括第七主動元件與第七儲存電容,而第八子畫素包括第八主動元件與第八儲存電容。The second pixel includes a third sub-pixel and a fourth sub-pixel, wherein the third sub-pixel includes a third active component and a third storage capacitor, and the fourth sub-pixel includes a fourth active component and a fourth storage capacitor . The third pixel includes a fifth sub-pixel and a sixth sub-pixel, wherein the fifth sub-pixel includes a fifth active element and a fifth storage capacitor, and the sixth sub-pixel includes a sixth active element and a sixth storage capacitor . The fourth pixel includes a seventh sub-pixel and an eighth sub-pixel, wherein the seventh sub-pixel includes a seventh active element and a seventh storage capacitor, and the eighth sub-pixel includes an eighth active element and an eighth storage capacitor .
第一偏壓線耦接第一、第四以及第五儲存電容,而第二偏壓線則耦接第二、第三、第六以及第七儲存電容。背光模組配置於液晶顯示面板下,用以提供液晶顯示面板所需的面光源。閘極驅動器包括第一至第四掃描腳位以及第一與第二偏壓腳位。其中,該些掃描腳位各別耦接至第一至第四掃描線,且閘極驅動器會依據一基本時序而透過第一、第二、第三以及第四掃描腳位,依序輸出第一、第二、第三及第四掃描信號。第一與第二偏壓腳位各別耦接至第一與第二偏壓線。The first bias line is coupled to the first, fourth, and fifth storage capacitors, and the second bias line is coupled to the second, third, sixth, and seventh storage capacitors. The backlight module is disposed under the liquid crystal display panel to provide a surface light source required for the liquid crystal display panel. The gate driver includes first to fourth scan pins and first and second bias pins. The scan pins are respectively coupled to the first to fourth scan lines, and the gate driver transmits the first, second, third, and fourth scan pins according to a basic timing, and sequentially outputs the first First, second, third and fourth scan signals. The first and second biasing pins are respectively coupled to the first and second biasing lines.
於本發明的一實施例中,在第N個畫面期間(N為正整數),當第三掃描信號未垂降至掃描低電位時,第一偏壓腳位所輸出的第一偏壓信號之電壓準位將維持在偏壓高電位,而第二偏壓腳位所輸出的第二偏壓信號之電壓準位將維持在偏壓低電位。另外,當第三掃描信號垂降至掃描低電位後,第一偏壓腳位所輸出的第一偏壓信號之電壓準位才能轉變為偏壓低電位,而第二偏壓腳位所輸出的第二偏壓信號之電壓準位則繼續維持在偏壓低電位。再者,當第四掃描信號垂降至掃描低電位後,第二偏壓腳位所輸出的第二偏壓信號之電壓準位才能轉變為偏壓高電位。In an embodiment of the invention, during the Nth picture period (N is a positive integer), when the third scan signal does not fall to the scan low potential, the first bias signal output by the first bias pin The voltage level will remain at the bias high potential, and the voltage level of the second bias signal output by the second bias pin will remain at the bias low potential. In addition, when the third scan signal falls to the scan low potential, the voltage level of the first bias signal outputted by the first bias pin can be converted into a bias low potential, and the second bias pin outputs The voltage level of the second bias signal is then maintained at a low bias voltage. Moreover, after the fourth scan signal falls to the scan low potential, the voltage level of the second bias signal outputted by the second bias pin can be converted into a bias high potential.
於本發明的一實施例中,在第N+1個畫面期間,當第三掃描信號未垂降至掃描低電位時,第一偏壓腳位所輸出的第一偏壓信號之電壓準位將維持在偏壓低電位,而第二偏壓腳位所輸出的第二偏壓信號之電壓準位將維持在偏壓高電位。另外,當第三掃描信號垂降至掃描低電位後,第一偏壓腳位所輸出的第一偏壓信號之電壓準位才能轉變為偏壓高電位,而第二偏壓腳位所輸出的第二偏壓信號之電壓準位則繼續維持在偏壓高電位。再者,當第四掃描信號垂降至掃描低電位後,第二偏壓腳位所輸出的第二偏壓信號之電壓準位才能轉變為偏壓低電位。In an embodiment of the invention, during the (N+1)th picture, when the third scan signal does not fall to the scan low level, the voltage level of the first bias signal output by the first bias pin is The bias voltage will be maintained at a low potential, and the voltage level of the second bias signal outputted by the second bias pin will be maintained at a bias high potential. In addition, when the third scan signal falls to the scan low potential, the voltage level of the first bias signal outputted by the first bias pin can be converted into a bias high potential, and the second bias pin outputs The voltage level of the second bias signal continues to be maintained at a bias high potential. Moreover, after the fourth scan signal falls to the scan low potential, the voltage level of the second bias signal outputted by the second bias pin can be converted into a bias low potential.
本發明另提供一種液晶顯示面板,其係將上述閘極驅動器直接配置在其上。The present invention further provides a liquid crystal display panel in which the above-described gate driver is directly disposed.
基於上述,本發明基於將閘極驅動器的一個偏壓線通道對應到液晶顯示面板內的兩條偏壓線(甚至兩條以上的偏壓線亦可)。如此一來,再加上有效設計閘極驅動器之驅動通道與偏壓線通道的操作時序後,即可到減少閘極驅動器整體之通道數的目的。Based on the above, the present invention is based on the fact that one bias line channel of the gate driver corresponds to two bias lines (or even more than two bias lines) in the liquid crystal display panel. In this way, after effectively designing the operation timing of the driving channel and the bias line channel of the gate driver, the purpose of reducing the number of channels of the gate driver as a whole can be achieved.
應瞭解的是,上述一般描述及以下具體實施方式僅為例示性及闡釋性的,其並不能限制本發明所欲主張之範圍。It is to be understood that the foregoing general description and claims
現將詳細參考本發明之幾個示範性實施例,在附圖中說明所述幾個示範性實施例之實例。另外,凡可能之處,在圖式及實施方式中使用相同標號的元件/構件代表相同或類似部分。Reference will now be made in detail to the exemplary embodiments embodiments In addition, wherever possible, the same reference numerals in the drawings
圖1B繪示為本發明一實施例之液晶顯示器(例如為MVA LCD)的示意圖。請參照圖1B,液晶顯示器100包括液晶顯示面板101、閘極驅動器103、源極驅動器105、時序控制器(T-con)107,以及配置在液晶顯示面板101下以提供液晶顯示面板101所需之面光源的背光模組109。其中,液晶顯示面板101係由主動元件陣列基板101a、具有共用電極的對向基板101c(彩色濾光基板),以及配置於主動元件陣列基板101a與對向基板101c之間的液晶層101b所組成。FIG. 1B is a schematic diagram of a liquid crystal display (eg, an MVA LCD) according to an embodiment of the invention. 1B, the liquid crystal display 100 includes a liquid crystal display panel 101, a gate driver 103, a source driver 105, a timing controller (T-con) 107, and is disposed under the liquid crystal display panel 101 to provide the liquid crystal display panel 101. The backlight module 109 of the surface light source. The liquid crystal display panel 101 is composed of an active device array substrate 101a, an opposite substrate 101c (color filter substrate) having a common electrode, and a liquid crystal layer 101b disposed between the active device array substrate 101a and the opposite substrate 101c. .
於本實施例中,主動元件陣列基板101a至少包括四條掃描線SL1~SL4、一條資料線DL、四個畫素P1~P4,以及兩條偏壓線BL1與BL2,但皆不限制於此。其中,掃描線SL1~SL4以第一方向形成於主動元件陣列基板101a上,而資料線DL以第二方向形成於主動元件陣列基板101a上,且第一方向與第二方向呈現垂直。In the present embodiment, the active device array substrate 101a includes at least four scan lines SL1 to SL4, one data line DL, four pixels P1 to P4, and two bias lines BL1 and BL2, but are not limited thereto. The scan lines SL1 SLSL4 are formed on the active device array substrate 101a in a first direction, and the data lines DL are formed on the active device array substrate 101a in a second direction, and the first direction and the second direction are perpendicular.
畫素P1形成於掃描線SL1與資料線DL的交會處,且畫素P1包括第一子畫素P11與第二子畫素P12。於本實施例中,第一子畫素P11包括第一主動元件T1(可理解為薄膜電晶體,TFT)、第一液晶電容CLC1以及第一儲存電容CST1。其中,第一主動元件T1的閘極耦接至掃描線SL1,第一主動元件T1的第一汲/源極耦接至資料線DL,第一主動元件T1的第二汲/源極(可理解為畫素電極,pixel electrode)耦接至第一液晶電容CLC1及第一儲存電容CST1的一端,而第一液晶電容CLC1的另一端則耦接至對向基板101c的共用電極(common electrode)Vcom。The pixel P1 is formed at the intersection of the scan line SL1 and the data line DL, and the pixel P1 includes the first sub-pixel P11 and the second sub-pixel P12. In this embodiment, the first sub-pixel P11 includes a first active device T1 (which can be understood as a thin film transistor, a TFT), a first liquid crystal capacitor CLC1, and a first storage capacitor CST1. The first active device T1 has a first 汲/source coupled to the data line DL, and the first active device T1 is coupled to the data line DL. The first active device T1 has a second 汲/source. The pixel electrode is coupled to one end of the first liquid crystal capacitor CLC1 and the first storage capacitor CST1, and the other end of the first liquid crystal capacitor CLC1 is coupled to the common electrode of the opposite substrate 101c. Vcom.
第二子畫素P12包括第二主動元件T2、第二液晶電容CLC2以及第二儲存電容CST2。其中,第二主動元件T2的閘極耦接至掃描線SL1,第二主動元件T2的第一汲/源極耦接至資料線DL,第二主動元件T2的第二汲/源極耦接至第二液晶電容CLC2及第二儲存電容CST2的一端,而第二液晶電容CLC2的另一端則耦接至對向基板101c的共用電極Vcom。The second sub-pixel P12 includes a second active device T2, a second liquid crystal capacitor CLC2, and a second storage capacitor CST2. The gate of the second active device T2 is coupled to the scan line SL1, the first source/source of the second active device T2 is coupled to the data line DL, and the second source/source of the second active device T2 is coupled. One end of the second liquid crystal capacitor CLC2 and the second storage capacitor CST2, and the other end of the second liquid crystal capacitor CLC2 is coupled to the common electrode Vcom of the opposite substrate 101c.
畫素P2形成於掃描線SL2與資料線DL的交會處,且畫素P2包括第三子畫素P21與第四子畫素P22。第三子畫素P21包括第三主動元件T3、第三液晶電容CLC3以及第三儲存電容CST3。其中,第三主動元件T3的閘極耦接至SL2掃描線,第三主動元件T3的第一汲/源極耦接至資料線DL,第三主動元件T3的第二汲/源極耦接至第三液晶電容CLC3及第三儲存電容CST3的一端,而第三液晶電容CLC3的另一端則耦接至對向基板101c的共用電極Vcom。The pixel P2 is formed at the intersection of the scanning line SL2 and the data line DL, and the pixel P2 includes a third sub-pixel P21 and a fourth sub-pixel P22. The third sub-pixel P21 includes a third active device T3, a third liquid crystal capacitor CLC3, and a third storage capacitor CST3. The gate of the third active device T3 is coupled to the SL2 scan line, the first NMOS/source of the third active device T3 is coupled to the data line DL, and the second NMOS/source of the third active device T3 is coupled. The other end of the third liquid crystal capacitor CLC3 and the third storage capacitor CC3 is coupled to the common electrode Vcom of the counter substrate 101c.
第四子畫素P22包括第四主動元件T4、第四液晶電容CLC4以及第四儲存電容CST4。其中,第四主動元件T4的閘極耦接至掃描線SL2,第四主動元件T4的第一汲/源極耦接至資料線DL,第四主動元件T4的第二汲/源極耦接至第四液晶電容CLC4及第四儲存電容CST4的一端,而第四液晶電容CLC4的另一端則耦接至對向基板101c的共用電極Vcom。The fourth sub-pixel P22 includes a fourth active device T4, a fourth liquid crystal capacitor CLC4, and a fourth storage capacitor CST4. The gate of the fourth active device T4 is coupled to the scan line SL2, the first source/source of the fourth active device T4 is coupled to the data line DL, and the second source/source of the fourth active device T4 is coupled. One end of the fourth liquid crystal capacitor CLC4 and the fourth storage capacitor CST4, and the other end of the fourth liquid crystal capacitor CLC4 is coupled to the common electrode Vcom of the opposite substrate 101c.
畫素P3形成於掃描線SL3與DL資料線的交會處,且畫素P3包括第五子畫素P31與第六子畫素P32。第五子畫素P31包括第五主動元件T5、第五液晶電容CLC5以及第五儲存電容CST5。其中,第五主動元件T5的閘極耦接至掃描線SL3,第五主動元件T5的第一汲/源極耦接至資料線DL,第五主動元件T5的第二汲/源極耦接至第五液晶電容CLC5及第五儲存電容CST5的一端,而第五液晶電容CLC5的另一端則耦接至對向基板101c的共用電極Vcom。The pixel P3 is formed at the intersection of the scan line SL3 and the DL data line, and the pixel P3 includes a fifth sub-pixel P31 and a sixth sub-pixel P32. The fifth sub-pixel P31 includes a fifth active element T5, a fifth liquid crystal capacitor CLC5, and a fifth storage capacitor CST5. The gate of the fifth active component T5 is coupled to the scan line SL3, the first NMOS/source of the fifth active component T5 is coupled to the data line DL, and the second NMOS/source of the fifth active component T5 is coupled. The other end of the fifth liquid crystal capacitor CLC5 and the fifth storage capacitor CC5 are coupled to the common electrode Vcom of the opposite substrate 101c.
第六子畫素P32包括第六主動元件T6、第六液晶電容CLC6以及第六儲存電容CST6。其中,第六主動元件T6的閘極耦接至掃描線SL3,第六主動元件T6的第一汲/源極耦接至資料線DL,第六主動元件T6的第二汲/源極耦接至第六液晶電容CLC6及第六儲存電容CST6的一端,而第六液晶電容CLC6的另一端則耦接至對向基板101c的共用電極Vcom。The sixth sub-pixel P32 includes a sixth active element T6, a sixth liquid crystal capacitor CLC6, and a sixth storage capacitor CST6. The gate of the sixth active device T6 is coupled to the scan line SL3, the first source/source of the sixth active device T6 is coupled to the data line DL, and the second source/source of the sixth active device T6 is coupled. The other ends of the sixth liquid crystal capacitor CLC6 and the sixth storage capacitor CST6 are coupled to the common electrode Vcom of the opposite substrate 101c.
畫素P4形成於掃描線SL4與資料線DL的交會處,且畫素P4包括第七子畫素P41與第八子畫素P42。第七子畫素P41包括第七主動元件T7、第七液晶電容CLC7以及第七儲存電容CST7。其中,第七主動元件T7的閘極耦接至掃描線SL4,第七主動元件T7的第一汲/源極耦接至資料線DL,第七主動元件T7的第二汲/源極耦接至第七液晶電容CLC7及第七儲存電容CST7的一端,而第七液晶電容CLC7的另一端則耦接至對向基板101c的共用電極Vcom。The pixel P4 is formed at the intersection of the scanning line SL4 and the data line DL, and the pixel P4 includes a seventh sub-pixel P41 and an eighth sub-pixel P42. The seventh sub-pixel P41 includes a seventh active device T7, a seventh liquid crystal capacitor CLC7, and a seventh storage capacitor CST7. The gate of the seventh active device T7 is coupled to the scan line SL4, the first source/source of the seventh active device T7 is coupled to the data line DL, and the second source/source of the seventh active device T7 is coupled. The other ends of the seventh liquid crystal capacitor CLC7 and the seventh storage capacitor CST7 are coupled to the common electrode Vcom of the counter substrate 101c.
第八子畫素P42包括第八主動元件T8、第八液晶電容CLC8以及第八儲存電容CST8。其中,第八主動元件T8的閘極耦接至掃描線SL4,第八主動元件T8的第一汲/源極耦接至資料線DL,第八主動元件T8的第二汲/源極耦接至第八液晶電容CLC8及第八儲存電容CST8的一端,而第八液晶電容CLC8的另一端則耦接至對向基板101c的共用電極Vcom。The eighth sub-pixel P42 includes an eighth active element T8, an eighth liquid crystal capacitor CLC8, and an eighth storage capacitor CST8. The gate of the eighth active component T8 is coupled to the scan line SL4, the first NMOS/source of the eighth active component T8 is coupled to the data line DL, and the second NMOS/source of the eighth active component T8 is coupled. One end of the eighth liquid crystal capacitor CLC8 and the eighth storage capacitor CST8, and the other end of the eighth liquid crystal capacitor CLC8 is coupled to the common electrode Vcom of the opposite substrate 101c.
偏壓線BL1以第一方向形成於主動元件陣列基板101a上,並耦接第一儲存電容CST1、第四儲存電容CST4及第五儲存電容CST5的另一端。偏壓線BL2亦以第一方向形成於主動元件陣列基板101a上,並耦接第二儲存電容CST2、第三儲存電容CST3、第六儲存電容CST6及第七儲存電容CST7的另一端。The bias line BL1 is formed on the active device array substrate 101a in a first direction, and is coupled to the other ends of the first storage capacitor CST1, the fourth storage capacitor CST4, and the fifth storage capacitor CST5. The bias line BL2 is also formed on the active device array substrate 101a in a first direction, and is coupled to the other ends of the second storage capacitor CST2, the third storage capacitor CST3, the sixth storage capacitor CST6, and the seventh storage capacitor CST7.
雖然上述僅以單行畫素中的四個畫素P1~P4來說明各畫素P1~P4與掃描線SS1~SS4、資料線DL以及偏壓線BL1與BL2的耦接關係,但以本領域之技術人員在參照完上述所教示的內容後應該不難自行推演或類推出液晶顯示器101的整體樣貌,故而在此並不再加以贅述之。Although the coupling relationship between each of the pixels P1 to P4 and the scanning lines SS1 to SS4, the data line DL, and the bias lines BL1 and BL2 is described by using only four pixels P1 to P4 in a single line of pixels, the field is described in the field. After referring to the above-mentioned teachings, the technician should not be able to self-deduct or introduce the overall appearance of the liquid crystal display 101, and therefore will not be further described herein.
於本實施例中,閘極驅動器103與源極驅動器105係受時序控制器107的控制,藉以驅動液晶顯示面板101內的畫素P1~P4。其中,源極驅動器105係用以提供對應的顯示資料(display data)給畫素P1~P4,而閘極驅動器103則用以開啟液晶顯示面板101內之每一列畫素的主動元件以及提供每一列畫素所需的偏壓信號。In the present embodiment, the gate driver 103 and the source driver 105 are controlled by the timing controller 107 to drive the pixels P1 to P4 in the liquid crystal display panel 101. The source driver 105 is configured to provide corresponding display data to the pixels P1 P P4, and the gate driver 103 is configured to turn on the active elements of each column of pixels in the liquid crystal display panel 101 and provide each A set of pixels required for the bias signal.
更清楚來說,閘極驅動器103包括四個掃描腳位G1~G4(可理解為閘極驅動器103的驅動通道)以及兩偏壓腳位VST1與VST2(可理解為閘極驅動器103的偏壓線通道)。其中,掃描腳位G1~G4各別耦接至掃描線SL1~SL4,且閘極驅動器103會依據時序控制器107所提供之基本時序CPV,而透過掃描腳位G1~G4依序輸出掃描信號(scan signal)SS1~SS4。偏壓腳位VST1與VST2各別耦接至偏壓線BL1與BL2。More specifically, the gate driver 103 includes four scan pins G1 G G4 (which can be understood as the drive channels of the gate driver 103) and two bias pins VST1 and VST2 (which can be understood as the bias of the gate driver 103). Line channel). The scan pins G1 G G4 are respectively coupled to the scan lines SL1 - SL4 , and the gate driver 103 sequentially outputs the scan signals according to the basic timing CPV provided by the timing controller 107 through the scan pins G1 G G4 . (scan signal) SS1 to SS4. The bias pins VST1 and VST2 are respectively coupled to the bias lines BL1 and BL2.
圖2繪示為本發明一實施例之閘極驅動器103的操作時序圖。請合併參照圖1B與圖2,從圖2可清楚看出,於液晶顯示器100的第N個畫面期間(frame period,N為正整數),當掃描線SL3所接收的掃描信號SS3未垂降至掃描低電位時(即VGL),偏壓腳位VST1所輸出的偏壓信號BV1之電壓準位將維持在偏壓高電位(BVH),而偏壓腳位VST2所輸出的偏壓信號BV2之電壓準位將維持在偏壓低電位(BVL)。FIG. 2 is a timing chart showing the operation of the gate driver 103 according to an embodiment of the present invention. Referring to FIG. 1B and FIG. 2 together, it can be clearly seen from FIG. 2 that during the Nth picture period of the liquid crystal display 100 (the frame period, N is a positive integer), the scan signal SS3 received by the scan line SL3 does not fall. When the scan is low (ie, VGL), the voltage level of the bias signal BV1 output from the bias pin VST1 is maintained at the bias high potential (BVH), and the bias signal BV2 output from the bias pin VST2. The voltage level will remain at the bias low potential (BVL).
另外,於液晶顯示器100的第N個畫面期間,當掃描線SL3所接收的掃描信號SS3垂降至掃描低電位後,偏壓腳位VST1所輸出的偏壓信號BV1之電壓準位才能轉變為偏壓低電位,而偏壓腳位VST2所輸出的偏壓信號BV2之電壓準位則繼續維持在偏壓低電位。再者,於液晶顯示器100的第N個畫面期間,當掃描線SL4所接收的掃描信號SS4垂降至掃描低電位後,偏壓腳位VST2所輸出的偏壓信號BV2之電壓準位才能轉變為偏壓高電位。In addition, during the Nth picture period of the liquid crystal display 100, when the scan signal SS3 received by the scan line SL3 falls to the scan low potential, the voltage level of the bias signal BV1 outputted by the bias pin VST1 can be converted into The bias voltage is low, and the voltage level of the bias signal BV2 outputted by the bias pin VST2 continues to be maintained at a low bias voltage. Moreover, during the Nth picture of the liquid crystal display 100, when the scan signal SS4 received by the scan line SL4 falls to the scan low level, the voltage level of the bias signal BV2 outputted by the bias pin VST2 can be changed. Is biased high.
另一方面,於液晶顯示器100的第N+1個畫面期間,當掃描線SL3所接收的掃描信號SS3未垂降至掃描低電位時,偏壓腳位VST1所輸出的偏壓信號BV1之電壓準位將維持在偏壓低電位,而偏壓腳位VST2所輸出的偏壓信號BV2之電壓準位將維持在偏壓高電位。On the other hand, during the (N+1)th screen of the liquid crystal display 100, when the scan signal SS3 received by the scan line SL3 does not fall to the scan low potential, the voltage of the bias signal BV1 outputted by the bias pin VST1 The level will remain at the bias low level, and the voltage level of the bias signal BV2 output by the bias pin VST2 will remain at the bias high potential.
另外,於液晶顯示器100的第N+1個畫面期間,當掃描線SL3所接收的掃描信號SS3垂降至掃描低電位後,偏壓腳位VST1所輸出的偏壓信號BV1之電壓準位才能轉變為偏壓高電位,而偏壓腳位VST2所輸出的偏壓信號BV2之電壓準位則繼續維持在偏壓高電位。再者,於液晶顯示器100的第N+1個畫面期間,當掃描線SL4所接收的掃描信號SS4垂降至掃描低電位後,偏壓腳位VST2所輸出的偏壓信號BV2之電壓準位才能轉變為偏壓低電位。In addition, during the (N+1)th screen of the liquid crystal display 100, when the scan signal SS3 received by the scan line SL3 falls to the scan low potential, the voltage level of the bias signal BV1 outputted by the bias pin VST1 can be The voltage is converted to a high bias voltage, and the voltage level of the bias signal BV2 outputted by the bias pin VST2 is maintained at a high bias voltage. Furthermore, during the (N+1)th screen of the liquid crystal display 100, when the scan signal SS4 received by the scan line SL4 falls to the scan low potential, the voltage level of the bias signal BV2 outputted by the bias pin VST2 Can be converted to a low bias voltage.
換句話說,於液晶顯示器100的第N個畫面期間,偏壓腳位VST1所輸出的偏壓信號BV1之電壓準位是等掃描信號SS3垂降至掃描低電位後,由偏壓高電位轉為偏壓低電位。另外,於液晶顯示器100的第N+1個畫面期間,偏壓腳位VST1所輸出的偏壓信號BV1之電壓準位是等掃描信號SS3垂降至掃描低電位後,由偏壓低電位轉為偏壓高電位。In other words, during the Nth picture period of the liquid crystal display 100, the voltage level of the bias signal BV1 outputted by the bias pin VST1 is turned from the bias high potential after the scan signal SS3 falls to the scan low potential. Is biased low. In addition, during the (N+1)th screen of the liquid crystal display 100, the voltage level of the bias signal BV1 outputted by the bias pin VST1 is changed from the bias low potential to the equal scan signal SS3 after falling to the scan low potential. The bias voltage is high.
除此之外,於液晶顯示器100的第N個畫面期間,偏壓腳位VST2所輸出的偏壓信號BV2之電壓準位是等掃描信號SS4垂降至掃描低電位後,由偏壓低電位轉為偏壓高電位。另外,於液晶顯示器100的第N+1個畫面期間,偏壓腳位VST2所輸出的偏壓信號BV2之電壓準位是等掃描信號SS4垂降至掃描低電位後,由偏壓高電位轉為偏壓低電位。In addition, during the Nth picture period of the liquid crystal display 100, the voltage level of the bias signal BV2 outputted by the bias pin VST2 is after the scan signal SS4 drops to the scan low potential, and is turned from the bias low potential. Is biased high. In addition, during the (N+1)th picture period of the liquid crystal display 100, the voltage level of the bias signal BV2 outputted by the bias pin VST2 is changed from the bias high potential after the equal scan signal SS4 falls to the scan low potential. Is biased low.
雖然上述實施例係以兩個偏壓腳位VST1與VST2以及四個掃描信號SS1~SS4為例來做說明,但以本領域之技術人員在參照完上述實施例的教示內容應該不難發現,於液晶顯示器100的第N個畫面期間,閘極驅動器103之偏壓腳位VST2n- 1(n為正整數)所輸出的偏壓信號BV2n-1 是等掃描信號SS2n+1 垂降至掃描低電位後,由偏壓高電位轉為偏壓低電位。另外,於液晶顯示器100的第N+1個畫面期間,閘極驅動器103之偏壓腳位VST2n-1 所輸出的偏壓信號BV2n-1 是等掃描信號SS2n+1 垂降至掃描低電位後,由偏壓低電位轉為偏壓高電位。Although the above embodiment is described by taking two biasing pins VST1 and VST2 and four scanning signals SS1 to SS4 as an example, it should be easily found by those skilled in the art after referring to the teachings of the above embodiments. During the Nth picture of the liquid crystal display 100, the bias signal BV 2n-1 output by the bias pin VST 2n- 1 (n is a positive integer) of the gate driver 103 is the isochronous scan signal SS 2n+1 After the low potential of the scan, the high potential is turned to the low bias voltage. In addition, during the (N+1)th screen of the liquid crystal display 100, the bias signal BV 2n-1 output by the bias pin VST 2n-1 of the gate driver 103 is equal to the scan signal SS 2n+1 After the low potential, it is turned from a low bias voltage to a high bias voltage.
除此之外,於液晶顯示器100的第N個畫面期間,閘極驅動器103之偏壓腳位VST2n 所輸出的偏壓信號BV2n 是等掃描信號SS2n+2 垂降至掃描低電位後,由偏壓低電位轉為偏壓高電位。另外,於液晶顯示器100的第N+1個畫面期間,閘極驅動器103之偏壓腳位VST2n 所輸出的偏壓信號BV2n 是等掃描信號SS2n+2 垂降至掃描低電位後,由偏壓高電位轉為偏壓低電位。In addition, during the Nth picture period of the liquid crystal display 100, the bias signal BV 2n outputted by the bias pin VST 2n of the gate driver 103 is after the scan signal SS 2n+2 falls to the scan low potential. , from a low bias voltage to a high bias voltage. In addition, during the N+1th picture period of the liquid crystal display 100, the bias signal BV 2n outputted by the bias pin VST 2n of the gate driver 103 is after the scan signal SS 2n+2 falls to the scan low level. It is switched from a high bias voltage to a low bias voltage.
基於上述可知,只要是閘極驅動器103之一個偏壓線通道對應到液晶顯示面板101內之兩條或兩條以上的偏壓線,並且透過控制/設計閘極驅動器103之驅動通道與偏壓線通道之操作時序以達到減少閘極驅動器103之整體通道數的其他變形實施方式亦屬本發明所欲保護的範疇之一。故而,上述實施例的實施態樣並不得以侷限本發明所欲保護的範疇。Based on the above, as long as one bias line channel of the gate driver 103 corresponds to two or more bias lines in the liquid crystal display panel 101, and through the control channel and bias of the control/design gate driver 103 Other variant embodiments of the operational timing of the line channels to reduce the overall number of channels of the gate driver 103 are also within the scope of the present invention. Therefore, the embodiments of the above embodiments are not intended to limit the scope of the invention as claimed.
除此之外,上述實施例之閘極驅動器103係可以製作在Y側控制板(control board)上以開啟液晶顯示面板101內之每一列畫素的主動元件以及提供每一列畫素所需的偏壓信號。但是,在本發明的其他實施例中,閘極驅動器103亦可透過晶粒-玻璃接合製程(Chip On Glass,COG)而直接配置在液晶顯示面板101上,而該等變形的實施方式亦屬本發明所欲保護的範疇之一。In addition, the gate driver 103 of the above embodiment can be fabricated on the Y-side control board to turn on the active elements of each column of pixels in the liquid crystal display panel 101 and to provide each column of pixels. Bias signal. However, in other embodiments of the present invention, the gate driver 103 can also be directly disposed on the liquid crystal display panel 101 through a chip-on-glass (COG) process, and the modified embodiments are also One of the areas to be protected by the present invention.
再者,上述實施例之閘極驅動器103所產生的掃描信號皆以二階為例來做說明,但在本發明其他實施例中,閘極驅動器103所產生的掃描信號亦可為三階或四階,一切端視實際設計需求來決定。In addition, the scanning signals generated by the gate driver 103 of the above embodiment are all described by taking the second order as an example. However, in other embodiments of the present invention, the scanning signals generated by the gate driver 103 may be third or fourth. Order, everything depends on the actual design needs to decide.
綜上所述,本發明基於將閘極驅動器的一個偏壓線通道對應到液晶顯示面板內的兩條偏壓線(甚至兩條以上的偏壓線亦可)。如此一來,再加上有效控制/設計閘極驅動器之驅動通道與偏壓線通道的操作時序後,即可到減少閘極驅動器整體之通道數的目的。In summary, the present invention is based on the fact that one bias line channel of the gate driver corresponds to two bias lines (or even more than two bias lines) in the liquid crystal display panel. In this way, after effectively controlling/designing the operation timing of the driving channel and the bias line channel of the gate driver, the purpose of reducing the number of channels of the gate driver as a whole can be achieved.
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明之精神和範圍內,當可作些許之更動與潤飾,故本發明之保護範圍當視後附之申請專利範圍所界定者為準。Although the present invention has been disclosed in the above embodiments, it is not intended to limit the invention, and any one of ordinary skill in the art can make some modifications and refinements without departing from the spirit and scope of the invention. The scope of the invention is defined by the scope of the appended claims.
100...液晶顯示器100. . . LCD Monitor
101...液晶顯示面板101. . . LCD panel
101a...主動元件陣列基板101a. . . Active device array substrate
101b...液晶層101b. . . Liquid crystal layer
101c...對向基板101c. . . Counter substrate
103...閘極驅動器103. . . Gate driver
105...源極驅動器105. . . Source driver
107...時序控制器107. . . Timing controller
109...背光模組109. . . Backlight module
P1~P4...畫素P1 ~ P4. . . Pixel
P11、P12、P21、P22、P31、P32、P41、P42、A、B...子畫素P11, P12, P21, P22, P31, P32, P41, P42, A, B. . . Subpixel
T1~T8...主動元件T1 ~ T8. . . Active component
CLC1~CLC8...液晶電容CLC1~CLC8. . . Liquid crystal capacitor
CST1~CST8...儲存電容CST1~CST8. . . Storage capacitor
Vcom...共用電極Vcom. . . Common electrode
SL1~SL4...掃描線SL1~SL4. . . Scanning line
DL...資料線DL. . . Data line
BL1、BL2...偏壓線BL1, BL2. . . Bias line
G1~G4...掃描腳位(閘極驅動器的驅動通道)G1~G4. . . Scanning pin (drive channel of the gate driver)
VST1、VST2...偏壓腳位(閘極驅動器的偏壓線通道)VST1, VST2. . . Bias pin (bias line channel of the gate driver)
BV1、BV2...偏壓信號BV1, BV2. . . Bias signal
CPV...基本時序CPV. . . Basic timing
圖1A繪示為習知多域垂直配向型液晶顯示器(MVA LCD)的部分示意圖。FIG. 1A is a partial schematic view of a conventional multi-domain vertical alignment type liquid crystal display (MVA LCD).
圖1B繪示為本發明一實施例之液晶顯示器的示意圖。FIG. 1B is a schematic diagram of a liquid crystal display according to an embodiment of the invention.
圖2繪示為本發明一實施例之閘極驅動器的操作時序圖。2 is a timing chart showing the operation of a gate driver according to an embodiment of the invention.
100...液晶顯示器100. . . LCD Monitor
101...液晶顯示面板101. . . LCD panel
101a...主動元件陣列基板101a. . . Active device array substrate
101b...液晶層101b. . . Liquid crystal layer
101c...對向基板101c. . . Counter substrate
103...閘極驅動器103. . . Gate driver
105...源極驅動器105. . . Source driver
107...時序控制器107. . . Timing controller
109...背光模組109. . . Backlight module
P1~P4...畫素P1 ~ P4. . . Pixel
P11、P12、P21、P22、P31、P32、P41、P42...子畫素P11, P12, P21, P22, P31, P32, P41, P42. . . Subpixel
T1~T8...主動元件T1 ~ T8. . . Active component
CLC1~CLC8...液晶電容CLC1~CLC8. . . Liquid crystal capacitor
CST1~CST8...儲存電容CST1~CST8. . . Storage capacitor
Vcom...共用電極Vcom. . . Common electrode
SL1~SL4...掃描線SL1~SL4. . . Scanning line
DL...資料線DL. . . Data line
BL1、BL2...偏壓線BL1, BL2. . . Bias line
G1~G4...掃描腳位(閘極驅動器的驅動通道)G1~G4. . . Scanning pin (drive channel of the gate driver)
VST1、VST2...偏壓腳位(閘極驅動器的偏壓線通道)VST1, VST2. . . Bias pin (bias line channel of the gate driver)
BV1、BV2...偏壓信號BV1, BV2. . . Bias signal
CPV...基本時序CPV. . . Basic timing
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98102571A TWI416481B (en) | 2009-01-22 | 2009-01-22 | Liquid crysatl display and liquid crystal display panel |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98102571A TWI416481B (en) | 2009-01-22 | 2009-01-22 | Liquid crysatl display and liquid crystal display panel |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201028986A TW201028986A (en) | 2010-08-01 |
TWI416481B true TWI416481B (en) | 2013-11-21 |
Family
ID=44853893
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW98102571A TWI416481B (en) | 2009-01-22 | 2009-01-22 | Liquid crysatl display and liquid crystal display panel |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI416481B (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200727231A (en) * | 2006-01-13 | 2007-07-16 | Chi Mei Optoelectronics Corp | Liquid crystal display |
TW200805220A (en) * | 2006-07-04 | 2008-01-16 | Hannstar Display Corp | Liquid crystal display |
TW200820184A (en) * | 2006-10-24 | 2008-05-01 | Chunghwa Picture Tubes Ltd | Display panel and driving method thereof for liquid crystal display |
US20080117154A1 (en) * | 2006-11-22 | 2008-05-22 | Au Optronics Corporation | Pixel array and display panel applying the same |
-
2009
- 2009-01-22 TW TW98102571A patent/TWI416481B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200727231A (en) * | 2006-01-13 | 2007-07-16 | Chi Mei Optoelectronics Corp | Liquid crystal display |
TW200805220A (en) * | 2006-07-04 | 2008-01-16 | Hannstar Display Corp | Liquid crystal display |
TW200820184A (en) * | 2006-10-24 | 2008-05-01 | Chunghwa Picture Tubes Ltd | Display panel and driving method thereof for liquid crystal display |
US20080117154A1 (en) * | 2006-11-22 | 2008-05-22 | Au Optronics Corporation | Pixel array and display panel applying the same |
Also Published As
Publication number | Publication date |
---|---|
TW201028986A (en) | 2010-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7898536B2 (en) | Display apparatus and method of driving the same | |
US7812896B2 (en) | Liquid crystal display and driving method thereof | |
KR102279353B1 (en) | Display panel | |
US8248343B2 (en) | Liquid crystal display panel and method for driving pixels thereof | |
KR101354386B1 (en) | Liquid crystal display | |
US8514160B2 (en) | Display and display panel thereof | |
KR20070059340A (en) | Liquid crystal display | |
GB2464789A (en) | Liquid crystal display | |
KR20070002742A (en) | Liquid crystal display | |
JP2015018064A (en) | Display device | |
US8188951B2 (en) | Chip on glass type display device | |
US20110080387A1 (en) | Liquid crystal display and method of displaying image in the same | |
KR20050060730A (en) | Liquid crystal display | |
KR101577830B1 (en) | liquid crystal display | |
KR102180914B1 (en) | Display device | |
TWI416481B (en) | Liquid crysatl display and liquid crystal display panel | |
KR101695018B1 (en) | Liquid crystal display | |
KR102244985B1 (en) | Display panel | |
TWI431381B (en) | Active device array substrate and liquid crystal display panel and liquid crystal display thereof | |
KR20070063168A (en) | Liquid crystal display and driving method thereof | |
KR101071262B1 (en) | Liquid crystal display | |
WO2011155337A1 (en) | Liquid crystal device | |
KR102153575B1 (en) | Liquid Crystal Display Device and Driving Method the same | |
US20070146264A1 (en) | Liquid crystal display and driving method thereof | |
CN111862831B (en) | Display module and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |