TWI313825B - - Google Patents

Download PDF

Info

Publication number
TWI313825B
TWI313825B TW95141594A TW95141594A TWI313825B TW I313825 B TWI313825 B TW I313825B TW 95141594 A TW95141594 A TW 95141594A TW 95141594 A TW95141594 A TW 95141594A TW I313825 B TWI313825 B TW I313825B
Authority
TW
Taiwan
Prior art keywords
signal
output
register
fourier transform
multiplexer
Prior art date
Application number
TW95141594A
Other languages
English (en)
Chinese (zh)
Other versions
TW200821865A (en
Inventor
Ming-Qian Gao
Ying-Ji Chen
Yin Tsung Hwang
Ming Hwa Sheu
Original Assignee
Univ Nat Yunlin Sci & Tech
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Nat Yunlin Sci & Tech filed Critical Univ Nat Yunlin Sci & Tech
Priority to TW95141594A priority Critical patent/TW200821865A/zh
Publication of TW200821865A publication Critical patent/TW200821865A/zh
Application granted granted Critical
Publication of TWI313825B publication Critical patent/TWI313825B/zh

Links

Landscapes

  • Complex Calculations (AREA)
TW95141594A 2006-11-10 2006-11-10 Fast Fourier transform system TW200821865A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW95141594A TW200821865A (en) 2006-11-10 2006-11-10 Fast Fourier transform system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW95141594A TW200821865A (en) 2006-11-10 2006-11-10 Fast Fourier transform system

Publications (2)

Publication Number Publication Date
TW200821865A TW200821865A (en) 2008-05-16
TWI313825B true TWI313825B (ja) 2009-08-21

Family

ID=44770639

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95141594A TW200821865A (en) 2006-11-10 2006-11-10 Fast Fourier transform system

Country Status (1)

Country Link
TW (1) TW200821865A (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI393015B (zh) * 2008-12-31 2013-04-11 Univ Nat Sun Yat Sen 管線化快速傅利葉轉換電路架構及其轉換方法
TWI396096B (zh) * 2008-12-31 2013-05-11 Ind Tech Res Inst 快速傅利葉轉換處理器

Also Published As

Publication number Publication date
TW200821865A (en) 2008-05-16

Similar Documents

Publication Publication Date Title
Yu et al. A low-power 64-point pipeline FFT/IFFT processor for OFDM applications
EP1750206A1 (en) 3780-point Discrete Fourier Transformation processor
CN103106180A (zh) 恒定几何形状***基fft
CN108021781A (zh) 一种可参数化的fft ip核设计和优化方法
WO2013097217A1 (zh) 一种多粒度并行fft蝶形计算的方法及相应的装置
TWI313825B (ja)
Wang et al. Efficient VLSI architecture for lifting-based discrete wavelet packet transform
Issad et al. Software/hardware co-design of modular exponentiation for efficient RSA cryptosystem
Prakash et al. Performance evaluation of FFT processor using conventional and Vedic algorithm
Chen et al. Energy-efficient architecture for stride permutation on streaming data
Park et al. A modified serial commutator architecture for real-valued fast Fourier transform
Badar et al. High speed FFT processor design using radix− 4 pipelined architecture
Wahid et al. Hybrid architecture and VLSI implementation of the Cosine–Fourier–Haar transforms
Wang et al. Asip-based design and implementation of rsa for embedded systems
CN110620566A (zh) 基于随机计算与余数***相结合的fir滤波***
Wang et al. An implementation of pipelined radix-4 FFT architecture on FPGAs
TWI423046B (zh) 以離散傅立葉轉換為核心之修正型離散餘弦正轉換、反轉換之系統
Liu et al. Fast composite field S-box architectures for advanced encryption standard
San et al. On increasing the computational efficiency of long integer multiplication on FPGA
Ghosh et al. FPGA implementation of RNS adder based MAC unit in ternary value logic domain for signal processing algorithm and its performance analysis
Yao et al. Reconfigurable number theoretic transform architectures for cryptographic applications
Choi et al. Efficient Partially-parallel NTT Processor for Lattice-based Post-quantum Cryptography
Mookherjee et al. A hardware efficient technique for linear convolution of finite length sequences
WO2014127663A1 (zh) 一种插值滤波方法及插值滤波器
KR100962127B1 (ko) 로페즈-다하브 알고리즘 기반 유한체상의 고속 타원곡선암호프로세서

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees