TW576987B - Method for simultaneously drawing plural traces - Google Patents

Method for simultaneously drawing plural traces Download PDF

Info

Publication number
TW576987B
TW576987B TW91121568A TW91121568A TW576987B TW 576987 B TW576987 B TW 576987B TW 91121568 A TW91121568 A TW 91121568A TW 91121568 A TW91121568 A TW 91121568A TW 576987 B TW576987 B TW 576987B
Authority
TW
Taiwan
Prior art keywords
trace
pin
component
user
patent application
Prior art date
Application number
TW91121568A
Other languages
Chinese (zh)
Inventor
Yu-Chuan Chang
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW91121568A priority Critical patent/TW576987B/en
Application granted granted Critical
Publication of TW576987B publication Critical patent/TW576987B/en

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

There is provided a method for simultaneously drawing plural traces, which is primarily applied in PCB layout to allow the layout engineer to simultaneously draw the traces for coupling the components such as chips to the connection pads. Each trace is vertical with the connection pad. Accordingly, it is able to overcome the trouble in sequentially drawing the trace in the conventional skill, and also avoid that the trace violates the rule of being vertical with the connection pad, thereby greatly reducing the error rate of layout.

Description

576987576987

【發明之應用領域】 .本發明係關於—種電腦繪製印刷電路板(pcb,printed C0irCUl1: b〇ard)線路佈局(Layout)圖的顯示方法,特別 是一種用以同時拉出多條走線之方法。 【發明背景】[Application Field of the Invention] The present invention relates to a method for displaying a printed circuit board (pcb, printed C0irCUl1: b〇ard) circuit layout (Layout) diagram, particularly a method for simultaneously drawing out a plurality of traces Method. [Background of the Invention]

合在印刷電路板的設計過程中,先期的電腦繪圖設計是 相當重要的工作之一,其中運用電腦繪製印刷電路板的作 業主要又刀成兩部分,一是前面的定位處理(piacement) 作業 另 個則疋後面的線路佈局(L a y 〇 u t )作業;當電子 工程師對於一個印刷電路板的定位處理工程完成之後,即 將该印刷電路板後續的線路佈局作業,交由線路佈局工程 師(Lay out eng i neer )進行後續的線路佈局工程。In the design of printed circuit boards, early computer graphics design is one of the most important tasks. Among them, the use of computers to draw printed circuit boards is mainly divided into two parts. The following is the layout of the circuit (Lay ut); when the electronics engineer's positioning process for a printed circuit board is completed, the subsequent layout of the printed circuit board is handed over to the layout engineer (Lay out eng) i neer) for subsequent line layout engineering.

但當線路佈局工程師開始著手線路佈局作業時,經常 性的必須由元件(c 0 m p 〇 n e n t,如晶片)接腳(p i n )所耦接之 連接塾(p a d ) ’拉出一條又一條的走·線(t r a c e ),同時必須 注意到每一條拉出之走線必須與矩形之連接墊邊緣垂直的 規則,不過’工程師光是注意整個圖層的走線是否有足夠 的空間擺設就已費盡心思,因此由元件拉出之走線常常會 不垂直於其連接墊,導致還要再重新修線的麻煩,無形中 降低了作業速度與效率。 【發明之目的及概述】 本發明的目的在於提供一種同時拉出多條走線之方 法,.藉由本方法的操作,可達到使線路佈局工程師提高作 業效率之目的。But when the circuit layout engineer starts the circuit layout operation, it is often necessary to connect the pads (pad) that are coupled by the pin (c 0 mp 〇nent, such as a chip). · Traces. At the same time, you must pay attention to the rule that each of the drawn lines must be perpendicular to the edge of the rectangular connection pad. Therefore, the wiring drawn by the component is often not perpendicular to its connection pad, which leads to the trouble of having to repair the wiring again, which virtually reduces the operating speed and efficiency. [Objective and Summary of the Invention] The object of the present invention is to provide a method for simultaneously pulling out a plurality of traces. Through the operation of this method, the purpose of enabling a circuit layout engineer to improve the operation efficiency can be achieved.

第4頁 576987 五、發明說明(2) 為達上述目的,本發明的方法包含下列步驟:首先是 由使用者選取一元件(component);繼而提供一資訊列表 於使用者介面;而後由使用者選擇走線方向並輸入長度; 最後,可直接由此元件接腳之連接墊(p a d) —次垂直拉出 所有走線。 有關本發明的特徵輿實作,茲配合圖示作最佳實施例 詳細說明如下: 【發明之詳細說明】 請參閱「第1圖」本發明第一較佳實施例的運作方 式,其必要步驟首先是由使用者選取一元件(步驟1 1 〇 ), 此元件具有許多接腳(p i η ),實務上多為晶片(ch i p );繼 而藉一功能鍵之觸動,提供一資訊列表於使用者介面(步 驟1 2 0 ),此資訊列表包括走線(t r a c e )之可拉出方向,以 及走線長度之輸入攔;而後即由使用者選擇走線方向並輸 入長度(步驟1 3 0 );最後,可直接由此元件接腳之連接墊 (p a d ) —次垂直拉出所有走線(步驟1 6 0 ),其中所適用之連 接墊為矩形。 前述步驟1 3 0在使用者輸入長度之後,尚可提供走線 長度適當與否之判斷,即判別走線端點座標是否落於周圍 單元之安全範圍外(步驟1 4 0 ),意即運算並判別元件接腳 中心點座標依方向加上走線長度後之走線端點座標,是否 落於此元件周圍單元(走線、貫孔(V I A )或其他晶片之連接 墊)之安全範圍外,此安全範圍可涵蓋單元本身再於其邊 緣加上一個安全距離:當答案為「否」,即顯示一錯誤訊Page 4 576987 V. Description of the invention (2) In order to achieve the above object, the method of the present invention includes the following steps: first, a component is selected by a user; then a list of information is provided in the user interface; and then the user Select the direction of the trace and enter the length. Finally, you can directly pull out all traces from the pad of the component pins. Regarding the implementation of the features of the present invention, the preferred embodiment will be described in detail with reference to the drawings: [Detailed description of the invention] Please refer to "Fig. 1" The operation mode of the first preferred embodiment of the present invention, its necessary steps First, the user selects a component (step 1 10). This component has many pins (pi η). In practice, most of them are chips (ch ip). Then, a function key is used to provide a list of information for use. User interface (step 1 2 0), this information list includes the pull-out direction of the trace and the input block of the length of the trace; then the user selects the direction of the trace and enters the length (step 1 3 0) Finally, directly connect the pads of the component pins (pad) to pull out all the traces vertically (step 160). The applicable pads are rectangular. In the aforementioned step 130, after the user enters the length, it is still possible to provide a judgment as to whether the trace length is appropriate, that is, to determine whether the coordinates of the end points of the trace fall outside the safe range of the surrounding units (step 140), which means operation. And determine whether the coordinates of the center point of the pin of the component in the direction plus the length of the trace end coordinates fall outside the safe range of the unit around the component (traces, through holes (VIA) or other wafers) , This safety range can cover the unit itself plus a safety distance on its edge: when the answer is "No", an error message is displayed

第5頁 576987 五 、發明說明(3) _ ^步驟15〇),士而後回到步驟130重新輸入;若答宰 疋^,即、繼績進行步驟160,將所有的走線 y 其次、在上述步驟12。中資訊列表之提供,係透二。 弟2圖」所示之細部流程圖來達 = 介面之功能鍵時,首以以元件之 =者^下使用 合出各接腳可拉出走線之方向(步;:上”種資料纽 訊列表(步驟240 )。如此,便可捂徂—取後形成一貧 選擇走線方向及輸入走線長便度了“-資訊列表讓使用者 透過本發明第一較佳實施例 佈局工程師以最有效 方/二棱供之方法,可讓線路 所接駁連接墊之走線,且每二走:2 :晶片等元件接腳 緣,如此即可克服過去逐 '击綠垂直於矩形連接塾邊 有走線不符合垂直連 出走線之繁瑣,同時也不再 另外,右笛_ ±妾墊之規則,誠可謂使用者之福音。 擇走線方向並輸中;步驟130有關使用者選 個拉出走線的動作為預先設定’而讓整 第二較佳實施例的運;;^ f圖」戶斤^本發明 走線的長度設—/乃式’百先是在作業前完成欲拉出 使用者選取一 ^ k後當使用者觸動功能鍵時,先行確定 示-錯誤訊息(步=驟310二=案為「否」時,即顯 凡件之所有接腳連接 田、。木為是」時,則逕由此 之母一連接墊拉出一段預設長度之走Page 5 576987 V. Description of the invention (3) _ ^ Step 15〇), then return to step 130 and re-enter; if you answer 疋 ^, that is, follow step 160 to continue all the traces y, and Step 12 above. The information provided in the list is the second. The detailed flow chart shown in "Picture 2" is used to reach the function keys of the interface. First, use the components of the component = ^ and use the pins to pull out the direction of the wiring (step ;: up). List (step 240). In this way, you can cover up-after taking out a poor selection of the direction of the trace and the input of the length of the trace "-Information list allows the user to use the layout engineer of the first preferred embodiment of the present invention to The effective square / two-sided supply method can allow the wiring of the connection pads connected to the line, and every two runs: 2: the edge of the chip and other components, so as to overcome the past, the green edge is perpendicular to the rectangular connection edge. There are routings that do not meet the tediousness of vertically connecting the routing, and at the same time, the rules of the right flute _ ± 妾 pad are truly the user ’s gospel. Choose the direction of the routing and lose; step 130, the user chooses a pull The movement of the exit line is set in advance to allow the operation of the second preferred embodiment; ^ f drawing "" household "^ the length of the line of the present invention is set to / / Nai '100 is to be completed before the operation When the user selects a ^ k, when the user touches the function key, the user first confirms the error message. When (step 310 two-step = = case is "No", that was all the pins connected parts of the field where, Wood as "the mother of a path whereby the connection pad pulled away for a preset length

576987 五、發明說明(4) 線(步驟3 3 0 ),當然,每一走線均垂直於連接墊;最後, 再將拉出之走線設為保護模式(步驟3 4 0 )。 與前一實施例不同的,本實施例提供一元件選取正確 與否之判斷,另外,為避免使用者在之後的作業過程中誤 選編輯已拉出的走線,故將拉出之走線設為保護模式。上 述二者皆有助於線路佈局作業的正確性,可藉減少錯誤率 之方式提高作業效率。 其次、在上述步驟3 4 0中拉出走線之動作,係透過 「第4圖」所示之細部流程圖來達成。當使用者按下使用 介面之功能鍵時,首先是以元件之參考名稱獲得幾何資料 庫中的接腳型態,幾何名稱及封裝模式(步驟4 1 0 ),而後 以元件之參考名稱取得對應此接腳型態的位置檔中的接腳 號碼與接腳名稱關係(步驟4 2 0 ),繼而以上述兩種資料組 合出各接腳可拉出走線之方向(步驟4 3 0 ),最後,係以接 腳號碼及接腳中心位置、延伸方向及相對應之走線名稱等 四項參數,.由各接腳之連接墊依方向及預設長度拉出走線 (步驟4 4 0 )。 雖然本發明以前述之較佳實施例揭露如上,然其並非 用以限定本發明,任何熟習相項技藝者,在不脫離本發明 之精神和範圍内,當可作些許之更動與潤飾,因此本發明 之專利保護範圍須視本說明書所附之申請專利範圍所界定 者為準。576987 V. Description of the invention (4) wire (step 3 3 0), of course, each trace is perpendicular to the connection pad; finally, the pulled-out trace is set to the protection mode (step 3 4 0). Different from the previous embodiment, this embodiment provides a judgment of whether component selection is correct or not. In addition, in order to avoid the user from mistakenly selecting the edited routing during the subsequent operation, the routing will be pulled out. Set to protected mode. Both of the above are helpful for the correctness of the circuit layout operation and can improve the operation efficiency by reducing the error rate. Secondly, in the above step 340, the operation of pulling the wiring is achieved through the detailed flowchart shown in "Figure 4." When the user presses the function key of the user interface, the pin type, geometry name, and package mode in the geometric database are first obtained by the reference name of the component (step 4 1 0), and then the corresponding reference name is obtained by the component. The relationship between the pin number and the pin name in the position file of this pin type (step 4 2 0), and then use the above two kinds of data to combine the directions of the pins that can be pulled out (step 4 3 0), and finally It is based on four parameters such as the pin number and the center position of the pin, the extension direction, and the corresponding cable name. The cable is pulled out by the connection pads of each pin according to the direction and the preset length (step 4 40). Although the present invention is disclosed in the foregoing preferred embodiment as above, it is not intended to limit the present invention. Any person skilled in the art can make some modifications and retouching without departing from the spirit and scope of the present invention. The patent protection scope of the present invention shall be determined by the scope of the patent application scope attached to this specification.

第7頁 明87 圖式簡單說明 第1圖係A —----- 佳實施例之運&本f明同時拉出多條走線之方法& ~ 哽作流程圖; 表心万法的第一較 第2圖係為本發明同3士 佳實施例中’ τ拉出多條走線之方法 圄· 貝訊列表於#用本人 乐季义 圖,— 使用者介面的細部流程 第3圖係為本發明同 佳實施例之運作流程圖;、及 夕备、走線之方法的第二較 第4圖係為本發明同時 佳實施例中,由此元件之夕條走線之方法的第二較 一段預設長度之走線的細部流=連接之每一連接墊拉出 【圖示符號說明】 後壬®I ° 步驟1 1 0 步驟1 2 0 步驟1 3 0 步驟1 4 0 步驟1 5 0 步驟1 6 0 步驟2 10 步驟220 步驟230 ,用者選取一元件 :::資訊列表於使用者介面 、, 選擇走線方向並輸入長卢 判別走線媳& & 4通 '又 〜深鹆點座標是否落於 σ 一 安全範圍外 &於周圍早凡之 顯示錯誤訊息 由此元件接腳之連接塾__A千 有走線 連接$ - 人垂直拉出所 以兀件之荃考名稱獲得幾何資料庫中的 接腳型態,幾何名稱及封裝模式 以元件之參考名稱取得對應此接腳型態 的位址樓中的接腳號碼與接腳名稱關係 以上述兩種資料組合出各接腳可拉出走Page 7 and 87. The diagram is briefly explained. The first diagram is A. ———---- The operation of the preferred embodiment & The method of drawing multiple traces at the same time & The first and second diagrams of the method are the methods of “τ to pull out multiple traces” in the same embodiment of the present invention. The list of Bexun is listed in # 用 我 乐乐 义 图, — the detailed flow of the user interface FIG. 3 is a flowchart of the operation of the same preferred embodiment of the present invention; and the second comparison of the method for preparing and routing is shown in FIG. The second detailed method of the method is a detailed flow of a segment of a predetermined length = each connected pad is pulled out. [Illustration of Symbols] Hou Ren® I ° Step 1 1 0 Step 1 2 0 Step 1 3 0 Step 1 4 0 step 1 5 0 step 1 6 0 step 2 10 step 220 step 230, the user selects a component ::: information list in the user interface, selects the direction of the route and enters the length to determine the route 走 & & 4-pass' again ~ whether the coordinates of the deep point fall outside σ a safe range & the error message is displayed around this element Connection __A Thousands of traces connection $-The person pulls out vertically, so the name of the element is obtained from the geometry database, and the geometry name and packaging mode are obtained by the reference name of the component. The relationship between the pin number and the pin name in the address building is based on the above two types of data. Each pin can be pulled out.

576987576987

步驟2 4 Ο 步驟310 步驟320 步驟3 3 0 步驟3 4 0 步驟4 1 〇 步驟420 步驟4 3 0 步驟440 線之方向 形成一資訊列表 確定使用者選取一元件 顯示錯誤訊息 由此元件之所有接腳連接之每一連接墊 拉出一段預設長度之走線 將拉出之走線設為保護模式 以元件之參考名稱獲得幾何資料庫中的 接腳型態,幾何名稱及封裝模式 以元件之芩考名稱取得對應此接腳型態 的位址槽中的接腳號碼與接腳名稱關係 以上述兩種資料組合出各接腳可拉出走 線之方向 以接腳號碼及接腳中心點位置、延伸方 向及相對應之走線名稱等四項參數,由 各接腳之連接墊依方向及預設長度拉出 走線Step 2 4 〇 Step 310 Step 320 Step 3 3 0 Step 3 4 0 Step 4 1 〇Step 420 Step 4 3 0 Step 440 Form an information list in the direction of the line to make sure that the user selects a component to display an error message and all components of the component are connected. Each connection pad connected to the pin is pulled out by a predetermined length of wire. Set the pulled out wire to the protection mode to obtain the pin type in the geometric database with the reference name of the component. The geometric name and packaging mode Take the test name to get the relationship between the pin number and the pin name in the address slot corresponding to this pin type. Combine the above two kinds of data to get out the direction of the cable, the pin number and the center position of the pin , Extension direction and corresponding cable name, etc., the cable is pulled out by the connection pad of each pin according to the direction and preset length.

Claims (1)

576987 請專利範圍 可= 之方法,係透過電腦 之線路佑am 开辅助使用者進行印刷電路板(PCB) 拉出多條π二,Π 一元件(C°__^ 疋、、尿 ^方法包含下列步驟: f用者選取-元件(component); 提供一資訊列表於一使用者介面; !:者;擇複數走線方向並輸入-走線長度;及 2. 墊(pad)同""時拉^//腳(1)111)連接之矩形複數連接 如申請專= ΐ㈣墊邊緣之複數走線。 (trace)之方法,其;::多條走、線 置換為一判別使用者X ^一兀件之步驟係 3. 為否時,即顯示-錯It取一…㈣,當答案 αΐ;:^ 介面之步驟更包含下^程供一資訊列表於-使用者 以該元件之一參考名稱獲得一幾何 數接腳型態、複數幾何名稱及該單元之二 :的複 :該參考名稱取得對應該接腳型態的_ 丄 的複數接腳號碼與複數接腳名稱關係· 私中 向;Γ出該接腳連接之該連接塾可拉出該走線之方 形成一資訊列表。576987 Please patent the method that can be = is to use the computer's circuit to open the user's printed circuit board (PCB) to pull out multiple π, Π, one component (C ° __ ^ 、,, urine ^ method includes the following Steps: f User selects-component; provides a list of information in a user interface;!: Person; selects multiple routing directions and enters-routing length; and 2. pads are the same as " " When pulling ^ // feet (1) 111) connection of a rectangular plural connection, such as applying for a special = plural pads on the edge of the pad. (trace) method, which ::: The steps of replacing multiple walks and lines with a discriminating user X ^ one element are 3. When it is not, it is displayed-wrong It takes one ... ㈣, when the answer αΐ ;: ^ The steps of the interface further include the following ^ for an information list in-the user obtains a geometric number pin type, a complex geometric name, and the second of the unit with a reference name of the component: The relationship between the plural pin number of the pin type _ 与 and the plural pin name · Private direction; Γ The connection to which the pin is connected can be pulled out to form an information list. 576987 六、申請專利範圍 (trace)之方法,其中該方法更包含一將該走線設為 保護模式之最後步驟。 如申請專利範圍第1項所述之同時拉出多條走線(trace)之方法,其中該元件為一晶片(chip)。 如申請專利範圍第1項所述之同時拉出多條走線 (trace)之方法,其中該方法於其提供該資訊列表於 5亥使用者介面之步驟後,係在繼續前述後續步驟之前 先進行下列步驟: 運异該7L件之該接腳的中心點座標,於依該走線 方向加上忒走線長度後之/走線端點座標;及 判別λ走線端點座標是否落於該元件 一早兀之一安全範圍外。 固 ^ 如申請專利範圍第6項所述之同時 (trace)之方法,复 釗別牛 木走、、泉 「 S中該判別步驟中當答案為 ,.' 員不一錯誤訊息,並回到該使用者、g S兮 走Λ方向並輪入該走線長度之步驟。 k ^ 如申請專利範圍第所述之 (计一方法,其中該單元係選條,缘 與元件之連接塾的群組組合。 走線、貫孔(VIA: 如申請專利範圍第6 述之同 (=⑻之方法,其中該安全範圍條走線 以ί種m單元一安全距離之f單元本 寸拉出多條走線(t r a c e )之方、半 可執行之程式運算輔助使用者進印’係透過電腦 仃印刷電路板(PCB) 5· 6. 8. 9. 第11頁 I576987 6. A method for applying for a patent (trace) method, wherein the method further includes a final step of setting the trace to a protection mode. The method of simultaneously pulling out a plurality of traces as described in item 1 of the scope of patent application, wherein the component is a chip. The method of simultaneously pulling out multiple traces as described in item 1 of the scope of patent application, wherein after the step of providing the information list in the user interface of the user interface, the method is performed before the subsequent steps described above. Perform the following steps: Displace the coordinates of the center point of the pin of the 7L piece, and add 忒 trace length to the end of the trace according to the trace direction; The element is out of safety for a long time. Fix the method as described in item 6 of the scope of patent application. Fu Zhaobei Niu Mu walks, and springs "When the answer in this discrimination step is". " The user, g S, walks in the direction of Λ and turns into the length of the trace. K ^ As described in the scope of the patent application (counting a method, where the unit is a selection bar, the edge is connected to the component 塾 group Group combination. Routing, through-hole (VIA: the same method as described in the patent application scope No. 6 (= ⑻ method, where the safety range of the line is drawn by a unit of a unit of a unit of a safe distance of the unit of f) Trace (square), semi-executable program operation to assist the user to print 'is through a computer 仃 printed circuit board (PCB) 5 · 6. 8. 9. page 11 I 576987 六、申請專利範圍 之線路佈局(Layout),藉一功能鍵之觸動,即可自一 元件(c〇m p〇n e n t )同時拉出多條走線,該方法包含下 列步驟: 使用者選取該元件; 以該元件之一參考名稱獲得一幾何資料庫 (g e 〇 m e t r y )中的複數接腳(p i η )型態、複數幾何名稱 及該單元之一封裝模式; 以該參考名稱(r e f e r e n c e n a m e )取得對應該接腳 型態的一位置檔(m a p p i n g f i 1 e )中的複數接腳號碼與 複數接腳名稱關係; 組合出該接腳連接之矩形複數連接墊(p a d )可拉 出複數走線之複數走線方向,該走線方向與該連接墊 邊緣垂直;及 以該接腳號碼及其中心位置、該走線方向及相對 應之該走線名稱等四項參數,由該連接墊依該走線方 向及預設之一走線長度拉出該走線。 11. 如申請專利範圍第1 0項所述之同時拉出多條走線 (trace)之方法,其中該使用者選取一元件之步驟係 置換為一判別使用者是否選取一元件之步驟,當答案 為否時,即顯示一錯誤訊息。 12. 如申請專利範圍第1 0項所述之同時拉出多條走線 (t r a c e )之方法,其中該方法更包含一將該走線設為 保護模式之最後步驟。 13. 如申請專利範圍第1 0項所述之同時拉出多條走線576987 6. The layout of the patent application circuit (Layout). With the touch of a function key, multiple traces can be drawn from a component (c0mp〇nent) at the same time. The method includes the following steps: The user selects the A component; obtaining a complex pin (pi η) type, a complex geometric name, and an encapsulation mode of the unit using a reference name of the component; obtaining the reference name (referencename) The relationship between the number of the plural pin and the name of the plural pin in a position file (mappingfi 1 e) corresponding to the pin type; the rectangular plural connection pad (pad) connected to the pin can be used to pull out the plural number of the plural wiring The direction of the wiring is perpendicular to the edge of the connection pad; and the four parameters such as the pin number and its center position, the direction of the wiring and the corresponding name of the wiring, the connection pad follows the routing Line direction and one of the preset trace lengths to pull out the trace. 11. The method of simultaneously pulling out multiple traces as described in item 10 of the scope of patent application, wherein the step of the user selecting a component is replaced with a step of determining whether the user selects a component, when When the answer is no, an error message is displayed. 12. The method of simultaneously pulling out multiple traces (t r a c e) as described in item 10 of the scope of patent application, wherein the method further includes a final step of setting the traces to a protection mode. 13. Pull out multiple traces at the same time as described in item 10 of the scope of patent application ill1ill1 第12頁 576987Page 12 576987 第13頁Page 13
TW91121568A 2002-09-20 2002-09-20 Method for simultaneously drawing plural traces TW576987B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW91121568A TW576987B (en) 2002-09-20 2002-09-20 Method for simultaneously drawing plural traces

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW91121568A TW576987B (en) 2002-09-20 2002-09-20 Method for simultaneously drawing plural traces

Publications (1)

Publication Number Publication Date
TW576987B true TW576987B (en) 2004-02-21

Family

ID=32847389

Family Applications (1)

Application Number Title Priority Date Filing Date
TW91121568A TW576987B (en) 2002-09-20 2002-09-20 Method for simultaneously drawing plural traces

Country Status (1)

Country Link
TW (1) TW576987B (en)

Similar Documents

Publication Publication Date Title
US7430729B2 (en) Design rule report utility
JP2008165753A (en) Cad apparatus and cad program
US8601422B2 (en) Method and system for schematic-visualization driven topologically-equivalent layout design in RFSiP
JP2010198466A (en) Wiring design method for wiring board
CN101782931B (en) Processing method and system of constraint areas of circuit board wiring
JP2008146142A (en) Designing method and system for printed board for electronic circuit
TWI470464B (en) Circuit design simulation system and curcuit design method for pcb
TW201518972A (en) Circuit design simulation system and circuit design method for PCB
TW576987B (en) Method for simultaneously drawing plural traces
TWI510944B (en) Methods for generating schematic diagrams and apparatuses using the same
TW201248439A (en) System and method for checking layout security of a printed circuit board
TW201419017A (en) Circuit layout adjusting method
JPWO2009037738A1 (en) Drawer wiring method, drawer wiring program, and drawer wiring apparatus
TW200538919A (en) System and method for checking split plane of motherboard layout
TW200540611A (en) System and method for verifying delay of a motherboard layout
JP2006293701A (en) Net display program and net display method
Zlatanov PCB design process and fabrication challenges
Kashif et al. Signal integrity problems in electronic designing
CN101271481B (en) Through-hole component auxiliary arranging system and method
TW200521754A (en) Method for preventing short circuit during circuit layout
CN102789509A (en) Method for marking device that does not need to be welded and system
CN106777519A (en) The output intent and system of a kind of graphic documentation
TWI260516B (en) Control method for executing diagnostic procedure of circuit layout
TW200823650A (en) System and method for calibrating circuit connection
WO2011051786A2 (en) Interactive method and apparatus for detecting texted metal short circuits