TW430886B - Method for making semiconductor device with small-sized gate structure - Google Patents
Method for making semiconductor device with small-sized gate structureInfo
- Publication number
- TW430886B TW430886B TW88101941A TW88101941A TW430886B TW 430886 B TW430886 B TW 430886B TW 88101941 A TW88101941 A TW 88101941A TW 88101941 A TW88101941 A TW 88101941A TW 430886 B TW430886 B TW 430886B
- Authority
- TW
- Taiwan
- Prior art keywords
- spacer
- dielectric layer
- forming
- layer
- gate
- Prior art date
Links
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A method for making a semiconductor device with a small-sized gate structure comprises two steps of spacer etching. The method comprises forming a gate oxide on the surface of a semiconductor substrate; forming a polysilicon layer on the gate oxide; forming a photoresist layer on the polysilicon layer; using the photoresist layer to define a location of the gate; anisotropically etching the photoresist layer, a portion of the polysilicon layer and the gate oxide; forming a first dielectric layer on the surface of the semiconductor substrate and the surface of the periphery of the polysilicon layer; forming a second dielectric layer on the first dielectric layer; anisotropically etching the second dielectric layer to form a first spacer on the sidewall of the gate; forming a third dielectric layer on the first spacer and the first dielectric layer; anisotropically etching the third dielectric layer to form a second spacer of the gate sidewall; and etching back to make the height of the first spacer and the second spacer lower than the height of the gate structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88101941A TW430886B (en) | 1999-02-09 | 1999-02-09 | Method for making semiconductor device with small-sized gate structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88101941A TW430886B (en) | 1999-02-09 | 1999-02-09 | Method for making semiconductor device with small-sized gate structure |
Publications (1)
Publication Number | Publication Date |
---|---|
TW430886B true TW430886B (en) | 2001-04-21 |
Family
ID=21639650
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW88101941A TW430886B (en) | 1999-02-09 | 1999-02-09 | Method for making semiconductor device with small-sized gate structure |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW430886B (en) |
-
1999
- 1999-02-09 TW TW88101941A patent/TW430886B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW347561B (en) | Method of forming a T-gate Lightly-Doped Drain semiconductor device | |
EP1403914A3 (en) | Method of making a semiconductor device having trenches | |
MX9700467A (en) | Planarized trench and field oxide isolation scheme. | |
EP1164636A3 (en) | Method to form self aligned, L-shaped sidewall spacers | |
WO2001020656A3 (en) | Dmos transistor having a trench gate electrode and method of making the same | |
TW200634897A (en) | Method for fabricating semiconductor device | |
TW328650B (en) | The MOS device and its manufacturing method | |
US5576242A (en) | Method of forming self-aligned buried contact | |
TW288205B (en) | Process of fabricating high-density flat cell mask read only memory | |
TW430886B (en) | Method for making semiconductor device with small-sized gate structure | |
TW200516713A (en) | Method fabricating a memory device having a self-aligned contact | |
GB0010650D0 (en) | Method of forming spacers in CMOS devices | |
TW430887B (en) | Method of producing polysilicon gate | |
KR970013363A (en) | Capacitor Manufacturing Method of Semiconductor Device | |
TW343379B (en) | Process for forming a self align contact with silicon nitride sidewalls (addition one) | |
TW273037B (en) | Fabricating method for T shaped capacitor of IC | |
TW325597B (en) | The manufacturing method for asymmertrical lightly doped drain structure | |
KR950021358A (en) | Method for manufacturing field oxide film of semiconductor device | |
TW327696B (en) | The manufacturing method for MOS device | |
TW347580B (en) | Process for forming a gate | |
TW347592B (en) | Method of making a double crown-shaped capacitor for a DRAM | |
TW339463B (en) | The producing method for MOST of LDD with source/drain | |
TW428236B (en) | Method for making silicide | |
TW355841B (en) | Manufacturing method for semiconductor formed of titanium/tangsten silicon | |
TW429532B (en) | Method for preventing short circuit between polysilicon in the self-aligned contact etching process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |