TW201122508A - Circuit for detecting status of managemnet engine - Google Patents
Circuit for detecting status of managemnet engine Download PDFInfo
- Publication number
- TW201122508A TW201122508A TW98144147A TW98144147A TW201122508A TW 201122508 A TW201122508 A TW 201122508A TW 98144147 A TW98144147 A TW 98144147A TW 98144147 A TW98144147 A TW 98144147A TW 201122508 A TW201122508 A TW 201122508A
- Authority
- TW
- Taiwan
- Prior art keywords
- electronic switch
- management engine
- electronic
- terminal
- circuit
- Prior art date
Links
Landscapes
- Combined Controls Of Internal Combustion Engines (AREA)
Abstract
Description
201122508 六、發明說明: 【發明所屬之技術領域】 [0001] 本發明係關於一種偵測電路,尤指一種電腦主機板的管 理引擎狀態偵測電路。 【先前技術】 [0002] 習知的電腦主機板很多都支援管理引擎(Management .201122508 VI. Description of the Invention: [Technical Field] [0001] The present invention relates to a detection circuit, and more particularly to a management engine state detection circuit of a computer motherboard. [Prior Art] [0002] Many of the conventional computer motherboards support the management engine (Management.
Eng i ne,ME )功能。管理引擎是一種用於啟用或禁用電 腦主機板的各種功能以及對電腦主機板的電源進行配置 的技術。 〇 [0003] 管理引擎功能有enabled (啟用)和di sabl ed(禁用)兩 種狀態。其實disabled並不是真正禁用管理引擎功能, 而是在電腦開機的最初階段暫停管理引擎功能,以使電 腦主機板的任何匯流排上都沒有關於管理引擎的訊號。 在調試上述電腦主機板時就需要禁用管理引擎功能以避 免管理引擎功能對待測訊號的影響。 [0004] 實際應用中,測試人員一般只有在電腦開機時透過快捷 方式(如在鍵盤上按Ctrl+P組合鍵)進入管理引擎介 CJ 面,才能查看電腦主機板的管理引擎功能的狀態是否禁 用,此過程的運行時間較長,影響測試的效率。 【發明内容】 [0005] 鑒於以上内容,有必要提供一種可對電腦主機板的管理 引擎的狀態進行顯示的管理引擎狀態偵測電路。 [0006] —種管理引擎狀態偵測電路,包括一第一電子開關、一 第二電子開關及一指示電路,該第一電子開關的第一端 098144147 表單編號A0101 第4頁/共11頁 0982075525-0 201122508 接收來自一電腦主機板南橋的管理引擎狀態訊號,該第 一電子開關的第二端透過一第一電阻接至一第一備用電 源,該第一電子開關的第三端接地’該第二電子開關的 第一端用於接收來自一該電腦主機板南橋的啟動狀態訊 號,該第二電子開關的第二端透過一第二電阻接至該第 , 一備用電源,該第二電子開關的第三端接地,該指示電 - 路設有一第一輸入端及一第二輸入端並分別接至該第一 電子開關的第二端及第二電子開關的第二端,該管理引 擎狀態訊號及啟動狀態訊號分別用於控制該第一及第二 Ο 電子開關導通及截止,該第一及第a電手開關根據該管 ............ . :;.;;: 理引擎狀態訊號及啟動狀態訊號控制該指示電路在該電 腦主機板的管理引擎為啟用狀態時發光。 [0007] 本發明管理引擎狀態偵測電路透過該第一及第二電子開 關檢測管理引擎狀態訊號及啟動狀態邱寨並控制該指示 電路指示該管理引擎狀態是否出斧啟用狀態,使用方便 〇 ' ......il I*《 .'H'“ 【實施方式】 [0008] 請參閱圖1 ’本發明管理引擎狀態偵測電路的較佳實施方 式包括兩N溝道MOS(Metal-Oxide-Semiconductor)電 晶鱧Ql、Q2及一指示電路ι〇〇該指示電路10包括一比較 器U、一N溝道M0S電晶體Q3、一發光二極體D及一電容C 〇 [0009] 該M0S電晶鱧Q1的閘極接至一電腦主機板的南橋2〇的管理 引擎狀態引腳SLP_M,該m〇S電晶體Q1的汲極透過一電阻 R1接至一第一備用電源3. 3V_SB,該M0S電晶體Q1的源極 098144147 ,表草編號A0101 第5頁/共η頁 0982075525-0 201122508 接地’該M0S電晶體Q2的閘極接至一電腦主機板的南橋2〇 的系統啟動狀態引腳SLP_S3,該M0S電晶體Q2的汲_極透 過一電阻R2接至該第一備用電源3. 3V_SB,該M0S電晶體 Q2的源極接地。該比較器U的反相輸入端及同相輸入端分 別接至該兩M0S電晶體Q1、Q2的没極,該比較器u的輸出 端接至該M0S電晶體Q3的閘極,該比較器υ的正電源端接 至一第二備用電源5 V_SB ’該比較器U的負電源端接地。 該M0S電晶體Q3的没極透過一電阻R3接至該第二備用電源 5V_SB,該M0S電晶體Q3的源極接至該發光二極體])的陽 極並透過該電容C接地,該發光二極體D的陰極接地。 〇 [0010] 使用本發明管理引擎狀態偵測電路時,該兩M0S電晶體Q1 、Q 2的閘極分別接收來自南橋2 0的管理引擎狀態訊號及 啟動狀態訊號,並控制該指示電路10的發光二極體D發光 或熄滅以指示該電腦主機板的管理引擎的狀態處於出於 啟用狀態還是禁用狀態。 ί [0011] 若該電腦主機板的管理引擎處於啟用狀態,則當電腦開 機時,該南橋名〇的管理引擎狀態引腳SLP_M先由低電平變 (3 為高電平,經過一段時間t後該系統啟動狀態引腳SLP_S3 也由低電平變為高電平,在該時間段t内該MOS電晶體Q1 導通,該M0S電晶體Q2截止,此時該比較器u的反相輸入 端為低電平,該比較器U的同相輸入端為高電平,該比較 器U輸出高電平,該M0S電晶體Q3導通,從而使該發光二 極體D正嚮導通發光,該電容C開始充電。當該系統啟動 狀態引腳SLP_S3也變為高電平時,該M0S電晶體Q3截止 ,該發光二極體D由該電容C供電繼續發光一段時間後熄 098144147 表單編號A0101 第6頁/共11頁 0982075525-0 201122508 [0012] Ο [0013] ◎ [0014] [0015] 098144147 滅。且當電腦主機板由正常開機狀態進入待機狀態時, 該管理引擎狀態引腳31^_^!繼續保持高電平’該系統啟動 狀態引腳SLP_S3由高電平變為低電平,該發光二極體D又 開始發光。 若該電腦主機板的管理引擎處於禁用狀態,則當電腦開 機時,該南橋20的管理引擎狀態引腳SLP_M與該系統啟動 狀態引腳SLP_S3的上電時序相同,該兩MOS電晶體Q1、 Q2的汲極同時為高電平或低電平,該比較器U的輸出端為 低電平,該MOS電晶體Q3截止,該發光二極體D始終處於 熄滅狀態。即使電腦主機板由正常開機狀態進入待機狀 態,該南橋20的管理引擎狀態引腳SLP_MM與該系統啟動 狀態引腳SLP_S3的上電時序相同’該發光二極體D始終處 於熄滅狀態。 在其他實施方式中,該等N溝道MOS電晶體Ql、Q2、Q3也 可以是其他類型的電子開關。該發光二極艟D也可以是喇 ....... . I «八等發聲元件。 、 本發明管理引擎狀態偵測電路透第一及第二電子開 關偵測管理引擎狀態訊號及啟動狀態訊號並控制該指示 電路中的發光二極體D發光或熄滅以指示該管理引擎狀態 是否出於啟用狀態,使用方便。 綜上所述’本發明符合發明專利要件,爰依法提出專利 申請。惟,以上所述者僅為本發明之較佳實施例,舉凡 熟悉本案技藝之人士 ’於爰依本發明精神所作之等效修 飾或變化,皆應涵蓋於以下之申請專利範圍内。 表單編號A0101 第7頁/共11頁 0982075525-0 201122508 【圖式簡單說明】 [0016] 圖1是本發明管理引擎狀態偵測電路的較佳實施方式的電 路圖。 【主要元件符號說明】 [0017] MOS電晶體:Q卜 Q2、Q3 [0018] 電阻:Rl、R2、R3Eng i ne, ME ) function. The Supervisor Engine is a technology for enabling or disabling various functions of a computer motherboard and configuring the power of a computer motherboard. 〇 [0003] The supervisor engine features are enabled (enabled) and di sabl ed (disabled). In fact, disabled does not really disable the management engine function, but suspends the management engine function in the initial stage of the computer boot, so that there is no signal about the management engine on any bus of the computer motherboard. When debugging the above computer motherboard, you need to disable the management engine function to avoid the influence of the management engine function on the test signal. [0004] In practical applications, testers generally only enter the management engine CJ face through a shortcut (such as pressing Ctrl+P on the keyboard) when the computer is turned on, in order to check whether the status of the management engine function of the computer motherboard is disabled. This process runs for a long time and affects the efficiency of the test. SUMMARY OF THE INVENTION [0005] In view of the above, it is necessary to provide a management engine state detection circuit that can display the state of the management engine of a computer motherboard. [0006] A management engine state detection circuit includes a first electronic switch, a second electronic switch, and an indicating circuit, the first end of the first electronic switch 098144147 Form No. A0101 Page 4 / Total 11 pages 0982075525 -0 201122508 receiving a management engine status signal from a south bridge of a computer motherboard, the second end of the first electronic switch is connected to a first standby power source through a first resistor, and the third end of the first electronic switch is grounded The first end of the second electronic switch is configured to receive a start state signal from a south bridge of the computer motherboard, and the second end of the second electronic switch is connected to the first, a backup power source, the second electronic device through a second resistor The third end of the switch is grounded, and the indicating electric circuit is provided with a first input end and a second input end respectively connected to the second end of the first electronic switch and the second end of the second electronic switch, the management engine The status signal and the start status signal are respectively used to control the first and second electronic switches to be turned on and off, and the first and the first electric switch are according to the tube. .;;: Engine State control signal and the activated state of the signal indicating light emitting circuit is enabled in the engine management computer motherboard. [0007] The management engine state detection circuit of the present invention detects the management engine status signal and the startup state through the first and second electronic switches, and controls the indication circuit to indicate whether the management engine state is in an axe enabled state, and is convenient to use. ... il I* " . 'H' " [Embodiment] [0008] Please refer to FIG. 1 'The preferred embodiment of the management engine state detection circuit of the present invention includes two N-channel MOSs (Metal-Oxide) -Semiconductor), the indicator circuit 10 includes a comparator U, an N-channel MOS transistor Q3, a light-emitting diode D, and a capacitor C 〇 [0009] The gate of the M0S transistor Q1 is connected to the management engine status pin SLP_M of the south bridge 2 of a computer motherboard, the drain of the m〇S transistor Q1 is connected to a first standby power supply through a resistor R1 3. 3V_SB The source of the MOS transistor Q1 is 098144147, the grass number A0101, the fifth page, the total number of n pages, 098, 00, 755, 755, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00, 00 Pin SLP_S3, the 汲_ pole of the MOS transistor Q2 is connected to the resistor R2 The first standby power source is 3. 3V_SB, and the source of the MOS transistor Q2 is grounded. The inverting input terminal and the non-inverting input terminal of the comparator U are respectively connected to the dies of the two MOS transistors Q1 and Q2, and the comparator The output terminal of u is connected to the gate of the MOS transistor Q3, and the positive power terminal of the comparator 接 is connected to a second standby power source 5 V_SB 'the negative power terminal of the comparator U is grounded. The MOS transistor Q3 is not The pole is connected to the second backup power source 5V_SB through a resistor R3. The source of the MOS transistor Q3 is connected to the anode of the light-emitting diode and is grounded through the capacitor C. The cathode of the LED diode D is grounded.使用 [0010] When using the management engine state detection circuit of the present invention, the gates of the two MOS transistors Q1 and Q2 respectively receive the management engine status signal and the startup state signal from the south bridge 20, and control the indication circuit 10 The light emitting diode D is illuminated or extinguished to indicate whether the state of the management engine of the computer motherboard is in an enabled state or a disabled state. [0011] If the management engine of the computer motherboard is enabled, when the computer is powered on, The management engine of the South Bridge name The state pin SLP_M first changes from low level (3 is high level, after a period of time t, the system startup state pin SLP_S3 also changes from low level to high level, during this time period t the MOS transistor Q1 is turned on, the MOS transistor Q2 is turned off, at this time, the inverting input terminal of the comparator u is at a low level, the non-inverting input terminal of the comparator U is at a high level, and the comparator U outputs a high level, the MOS The transistor Q3 is turned on, so that the light-emitting diode D is positively illuminating, and the capacitor C starts to be charged. When the system startup state pin SLP_S3 also goes high, the MOS transistor Q3 is turned off, and the LED diode D is powered by the capacitor C to continue to emit light for a period of time and then extinguishes 098144147 Form No. A0101 Page 6 of 11 0982075525-0 201122508 [0012] ◎ [0014] [0015] 098144147 Off. When the computer motherboard enters the standby state from the normal power-on state, the management engine status pin 31^_^! continues to maintain a high level. The system startup state pin SLP_S3 changes from a high level to a low level. The diode D begins to glow again. If the management engine of the computer motherboard is disabled, when the computer is powered on, the management engine status pin SLP_M of the south bridge 20 is the same as the power-on sequence of the system startup status pin SLP_S3, and the two MOS transistors Q1, Q2 The bungee is simultaneously at a high level or a low level, the output of the comparator U is at a low level, the MOS transistor Q3 is turned off, and the illuminating diode D is always in an extinguished state. Even if the computer motherboard enters the standby state from the normal power-on state, the management engine status pin SLP_MM of the south bridge 20 is the same as the power-on sequence of the system startup state pin SLP_S3. The light-emitting diode D is always in the extinguished state. In other embodiments, the N-channel MOS transistors Q1, Q2, Q3 may also be other types of electronic switches. The light-emitting diode D can also be a la.... I «eight-like sounding element. The management engine state detection circuit of the present invention detects the management engine status signal and the startup status signal through the first and second electronic switches, and controls the LEDs in the indication circuit to be illuminated or extinguished to indicate whether the status of the management engine is out. It is easy to use when it is enabled. In summary, the invention conforms to the patent requirements of the invention, and the patent application is filed according to law. However, the above description is only the preferred embodiment of the present invention, and equivalent modifications or variations made by those skilled in the art in the spirit of the present invention are intended to be included in the following claims. Form No. A0101 Page 7 of 11 0982075525-0 201122508 BRIEF DESCRIPTION OF THE DRAWINGS [0016] FIG. 1 is a circuit diagram of a preferred embodiment of a supervisory state detection circuit of the present invention. [Description of main component symbols] [0017] MOS transistor: Q Bu Q2, Q3 [0018] Resistor: Rl, R2, R3
[0019] 發光二極體:D[0019] Light Emitting Diode: D
[0020] 比較器:U[0020] Comparator: U
[0021] 電容:C[0021] Capacitance: C
[0022] 南橋:20 [0023] 指示電路:1 0[0022] South Bridge: 20 [0023] Indication Circuit: 1 0
[0024] 第一備用電源:3. 3V_SB[0024] The first backup power supply: 3. 3V_SB
[0025] 第二備用電源:5V_SB[0025] Second backup power supply: 5V_SB
[0026] 管理引擎狀態引腳:SLP_M :1 [0027] 系統啟動狀態引腳:SLP_S1 098144147 表單編號A0101 第8頁/共11頁 0982075525-0[0026] Management Engine Status Pin: SLP_M : 1 [0027] System Start Status Pin: SLP_S1 098144147 Form Number A0101 Page 8 of 11 0982075525-0
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW098144147A TWI449931B (en) | 2009-12-22 | 2009-12-22 | Circuit for detecting status of management engine |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW098144147A TWI449931B (en) | 2009-12-22 | 2009-12-22 | Circuit for detecting status of management engine |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201122508A true TW201122508A (en) | 2011-07-01 |
TWI449931B TWI449931B (en) | 2014-08-21 |
Family
ID=45046196
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW098144147A TWI449931B (en) | 2009-12-22 | 2009-12-22 | Circuit for detecting status of management engine |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI449931B (en) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201000602Y (en) * | 2007-01-05 | 2008-01-02 | 鸿富锦精密工业(深圳)有限公司 | Computer shut-down energy-saving circuit |
CN101593016B (en) * | 2008-05-30 | 2011-03-23 | 鸿富锦精密工业(深圳)有限公司 | Power supply control circuit |
-
2009
- 2009-12-22 TW TW098144147A patent/TWI449931B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TWI449931B (en) | 2014-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW201247025A (en) | Indicator controlling circuit | |
US20130261816A1 (en) | Electronic device and power control circuit for same | |
US7930567B2 (en) | Keyboard | |
TW201416845A (en) | Motherboard | |
US9570922B2 (en) | Charging method and electronic device | |
TWI461897B (en) | Power control device and electronic device using the same | |
US20130047018A1 (en) | Power supply control circuit | |
US20160274613A1 (en) | Interface supply circuit | |
US8198934B2 (en) | Circuit for detecting management engine state | |
CN103678060A (en) | Self-repairing device for computer mainboard | |
TW201122508A (en) | Circuit for detecting status of managemnet engine | |
TW201411340A (en) | Battery life displaying device of notebook computer | |
TWI409622B (en) | Power control circuit applied to electronic apparatus | |
US8242816B2 (en) | Restart circuit of server | |
TWI525423B (en) | Power manegement apparatus and power manegement method | |
CN108631377A (en) | Electrifying control circuit and apply its portable power source device | |
CN203311331U (en) | Power supply and cut-off device for real-time clock chip of computer mainboard | |
US20160146861A1 (en) | Motherboard voltage testing device | |
TWI390220B (en) | Power on/off tester for computer | |
CN201166827Y (en) | Computer power supply | |
CN219716076U (en) | Computer starting circuit and terminal equipment | |
TW201133235A (en) | Circuit for detecting states of computer | |
CN106383589A (en) | LED lamp used for illuminating computer keyboard for short time | |
CN107305519B (en) | Starting-up indicating circuit and electronic device with same | |
CN108241427B (en) | Power saving device for computer display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |