TW200726082A - CMOS buffer circuits, and integrated circuits and ring oscillation circuits using circuit - Google Patents
CMOS buffer circuits, and integrated circuits and ring oscillation circuits using circuitInfo
- Publication number
- TW200726082A TW200726082A TW094145281A TW94145281A TW200726082A TW 200726082 A TW200726082 A TW 200726082A TW 094145281 A TW094145281 A TW 094145281A TW 94145281 A TW94145281 A TW 94145281A TW 200726082 A TW200726082 A TW 200726082A
- Authority
- TW
- Taiwan
- Prior art keywords
- circuits
- output transistor
- output
- signal
- cmos buffer
- Prior art date
Links
Landscapes
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
CMOS buffer circuits with reduced short circuit current. In the CMOS buffer circuit, an output stage drives an output terminal and comprises a first output transistor of a first conductive type and a second output transistor of a second conductive type. An output driving unit produces a first signal to turn off the first output transistor according to a delay signal. A bidirectional delay unit is controlled by the input signal to turn on the second output transistor after the first output transistor be turned off. In the bidirectional delay unit, a bidirectional logic unit generates two logic signals according to an inversion signal of the input signal, first and second bidirectional buffers are coupled to the output driving unit, generating a second signal to turn on the second output transistor according to the input signal and the two logic signals.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94145281A TWI283514B (en) | 2005-12-20 | 2005-12-20 | CMOS buffer circuits, and integrated circuits and ring oscillation circuits using circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94145281A TWI283514B (en) | 2005-12-20 | 2005-12-20 | CMOS buffer circuits, and integrated circuits and ring oscillation circuits using circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI283514B TWI283514B (en) | 2007-07-01 |
TW200726082A true TW200726082A (en) | 2007-07-01 |
Family
ID=39428196
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW94145281A TWI283514B (en) | 2005-12-20 | 2005-12-20 | CMOS buffer circuits, and integrated circuits and ring oscillation circuits using circuit |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI283514B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI619347B (en) * | 2011-12-08 | 2018-03-21 | 愛思開海力士有限公司 | Semiconductor device and operation method thereof |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10614864B1 (en) | 2019-05-13 | 2020-04-07 | Winbond Electronics Corp. | Buffer output circuit, driving method thereof and memory apparatus |
-
2005
- 2005-12-20 TW TW94145281A patent/TWI283514B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI619347B (en) * | 2011-12-08 | 2018-03-21 | 愛思開海力士有限公司 | Semiconductor device and operation method thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI283514B (en) | 2007-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7576566B2 (en) | Level-conversion circuit | |
KR101651886B1 (en) | Sense amplifier including a level shifter | |
JP2003309461A (en) | Output buffer circuit | |
JP5215415B2 (en) | Level shifting circuit and method | |
JP2004236164A (en) | Level conversion circuit with automatic delay adjustment function | |
US7843234B2 (en) | Break-before-make predriver and level-shifter | |
KR100919655B1 (en) | Input/output circuit | |
US20080001628A1 (en) | Level conversion circuit | |
KR20170064842A (en) | Transmitter and Semiconductor Apparatus | |
US9787310B2 (en) | Level-shifter circuit for low-input voltages | |
TW200709226A (en) | Word line driver and circuit system | |
TW200726082A (en) | CMOS buffer circuits, and integrated circuits and ring oscillation circuits using circuit | |
WO2009027468A3 (en) | Signal level converter | |
US8542038B2 (en) | Source driver and receiver thereof | |
TW200520384A (en) | An output buffer circuit elminating high voltage insulated transistor and level shift circuit, and an interface circuit using the output buffer circuit | |
US7372303B2 (en) | Semiconductor integrated circuit | |
JP2012249261A (en) | Level shift circuit | |
TW200509549A (en) | Receiving apparatus and transmission apparatus utilizing the same | |
TW200828787A (en) | Switching system for reducing noise of output signal | |
US8151152B2 (en) | Latch circuit including data input terminal and scan data input terminal, and semiconductor device and control method | |
JP2009194560A (en) | Frequency dividing circuit | |
US9124266B1 (en) | Increasing switching speed of logic circuits | |
US20060170481A1 (en) | Low-swing level shifter | |
US8476950B2 (en) | High-speed latch circuit | |
KR102128171B1 (en) | Memory device |