SU529553A1 - Device for delaying signals on logic elements - Google Patents

Device for delaying signals on logic elements

Info

Publication number
SU529553A1
SU529553A1 SU1833566A SU1833566A SU529553A1 SU 529553 A1 SU529553 A1 SU 529553A1 SU 1833566 A SU1833566 A SU 1833566A SU 1833566 A SU1833566 A SU 1833566A SU 529553 A1 SU529553 A1 SU 529553A1
Authority
SU
USSR - Soviet Union
Prior art keywords
logic elements
delaying signals
delaying
signals
logic
Prior art date
Application number
SU1833566A
Other languages
Russian (ru)
Inventor
Александр Михайлович Русанов
Original Assignee
Предприятие П/Я В-8332
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Предприятие П/Я В-8332 filed Critical Предприятие П/Я В-8332
Priority to SU1833566A priority Critical patent/SU529553A1/en
Application granted granted Critical
Publication of SU529553A1 publication Critical patent/SU529553A1/en

Links

Landscapes

  • Logic Circuits (AREA)

Description

(54) УСТРОЙСТВО ДЛЯ ЗАДЕРЖКИ СИШАЛОВ НА ЛОГИЧЕСКИХ(54) DEVICE FOR DELAYING SISHALS ON LOGICAL

ЭЛЕМЕНТАХELEMENTS

товых импульсов, элемент ИЛИ, отличающеес   тем, что, с целью повышени  быстродействи , выход :)лемента И подключен к одному входуpulses, an OR element, characterized in that, in order to increase speed, the output:) of the AND terminal is connected to one input

элемента ИЛИ, выход которого соединен ci входом элемента И, а второй вход элемента ИЛИ подключен к шине входного сигнала.the OR element, the output of which is connected to the input element cI and the second input of the element OR is connected to the input signal bus.

33

99

ч 9h 9

(1(one

Ut,Ut,

5 15 1

7 07 0

SU1833566A 1972-10-05 1972-10-05 Device for delaying signals on logic elements SU529553A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU1833566A SU529553A1 (en) 1972-10-05 1972-10-05 Device for delaying signals on logic elements

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU1833566A SU529553A1 (en) 1972-10-05 1972-10-05 Device for delaying signals on logic elements

Publications (1)

Publication Number Publication Date
SU529553A1 true SU529553A1 (en) 1976-09-25

Family

ID=20528462

Family Applications (1)

Application Number Title Priority Date Filing Date
SU1833566A SU529553A1 (en) 1972-10-05 1972-10-05 Device for delaying signals on logic elements

Country Status (1)

Country Link
SU (1) SU529553A1 (en)

Similar Documents

Publication Publication Date Title
SU529553A1 (en) Device for delaying signals on logic elements
NL163395C (en) BISTABLE TRACTOR CIRCUIT CONTROLLABLE BY CLOCK SIGNALS AND IN NON-SATURATION MODE.
ES402247A1 (en) Frequency responsive multi-phase pulse generator
GB1196442A (en) Signal Processing Apparatus
SU434599A1 (en) LOGICAL DEVICE TO SUPPRESS IMPULSES OF INTERFERENCE
SU457179A1 (en) Monitoring device
SU423252A1 (en) LOGICAL DEVICE
SU503129A1 (en) Indicator arrow position sensor
SU422090A1 (en) SELECTOR PULSE SEQUENCE
SU445157A1 (en) Implikator on optocoupler
SU442571A1 (en) Time delay device
SU459857A1 (en) Trigger = type
SU496680A2 (en) Pulse-potential diode-transformer valve
SU864535A1 (en) Device for monitoring pulse loss
SU481128A1 (en) Pulse selector
SU818017A1 (en) Logic ''m from n''device
SU483792A1 (en) Pulse distributor
SU447705A1 (en) Pneumatic signal selector
SU599227A1 (en) Arrangement for subtracting frequencies of two independent signals
SU425117A1 (en) AMPLITUDE-DIFFERENTIAL ZERO ORGAN
SU378834A1 (en) DEVICE OF COMPUTING COMPUTER MACHINE WITH TWO-POSITIONAL PULSE SENSORS
SU1510074A1 (en) Pulse synchronizing device
SU473181A1 (en) Device for comparing binary numbers
SU1166286A1 (en) Generator of discrete signals
SU470925A1 (en) Sync device