SU457992A1 - The method of equalizing the input currents of a differential operational amplifier - Google Patents

The method of equalizing the input currents of a differential operational amplifier

Info

Publication number
SU457992A1
SU457992A1 SU1783219A SU1783219A SU457992A1 SU 457992 A1 SU457992 A1 SU 457992A1 SU 1783219 A SU1783219 A SU 1783219A SU 1783219 A SU1783219 A SU 1783219A SU 457992 A1 SU457992 A1 SU 457992A1
Authority
SU
USSR - Soviet Union
Prior art keywords
input
equalizing
operational amplifier
input currents
differential operational
Prior art date
Application number
SU1783219A
Other languages
Russian (ru)
Inventor
Михаил Носонович Глазов
Original Assignee
Предприятие П/Я Г-4372
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Предприятие П/Я Г-4372 filed Critical Предприятие П/Я Г-4372
Priority to SU1783219A priority Critical patent/SU457992A1/en
Application granted granted Critical
Publication of SU457992A1 publication Critical patent/SU457992A1/en

Links

Landscapes

  • Amplifiers (AREA)

Description

В этот же полупериод через ключ 2 протекает входной ток входа 5. В следующий полупериод , Когда замкнут ключ 3 и разомкнут ключ 2, конденсатор 4 перезар жаетс  входным током входа 5, который протекает через конденсатор и ключ 3. Через этот же ключ в данный лолупериод протекает входной ток входа 6. Налр жение на конденсаторе 4 вновь достигает уровн  «А.In the same half-period, through the key 2, the input current of input 5 flows. In the next half-period, When key 3 is closed and key 2 is opened, capacitor 4 is recharged by input current of input 5, which flows through the capacitor and key 3. Through the same key The input current of input 6 flows. The junction on the capacitor 4 again reaches the level “A.

В установившемс  режиме полное изменение напр жени  на конденсаторе 4 за период коммутации Т равно нулю. Поэтому напр жени  на конденсаторе 4 в конце и в начале периода коммутации имеют одинаковые значени , поскольку средние значени  входных токов за период коммутации равны, так как сумма входных токов дифференциального операционного усилител  в любой момент времени посто нна, и равенство средних значений входных токов за период коммутации не In the steady state mode, the total voltage change on the capacitor 4 during the switching period T is zero. Therefore, the voltages on the capacitor 4 at the end and at the beginning of the switching period have the same values, since the average values of the input currents during the switching period are equal, because the sum of the input currents of the differential operational amplifier is constant at any time, and the average values of the input currents switching not

зависит от изменени  характеристик усилител , то предложеиный способ уравнивани  входных токов отличаетс  повышенной точностью .depends on the change in the characteristics of the amplifier, then the proposed method of equalizing the input currents is characterized by increased accuracy.

Предмет изобретени Subject invention

Способ уравнивани  входных токов дифференциального операционного усилител , основанный на формировании компенсирующего напр лсени  и компенсации сформированным напр жением разностного входного то.ка, отличающийс  тем, что, с целью повышени  точности, поочередно интегрируют входной ток по одному из входов, устанавлива  потенциал второго входа равным нулю, а компенсирующее напр жение формируют поочередным вычитанием проинтегрированного значени  входного TOiKa по одному из входов из проинтегрированного в предыдущем такте значени  входного тока по другому входу.The method of equalizing the input currents of a differential operational amplifier, based on the formation of a compensating voltage and compensation by the voltage of a differential input current, characterized in that, in order to improve the accuracy, the input current is alternately integrated over one of the inputs, setting the potential of the second input equal to zero , and the compensating voltage is formed by alternately subtracting the integrated value of the input TOiKa over one of the inputs from the value integrated in the previous clock cycle in current flow through a different input.

i i

Vc БVc B

SU1783219A 1972-05-11 1972-05-11 The method of equalizing the input currents of a differential operational amplifier SU457992A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU1783219A SU457992A1 (en) 1972-05-11 1972-05-11 The method of equalizing the input currents of a differential operational amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU1783219A SU457992A1 (en) 1972-05-11 1972-05-11 The method of equalizing the input currents of a differential operational amplifier

Publications (1)

Publication Number Publication Date
SU457992A1 true SU457992A1 (en) 1975-01-25

Family

ID=20513816

Family Applications (1)

Application Number Title Priority Date Filing Date
SU1783219A SU457992A1 (en) 1972-05-11 1972-05-11 The method of equalizing the input currents of a differential operational amplifier

Country Status (1)

Country Link
SU (1) SU457992A1 (en)

Similar Documents

Publication Publication Date Title
US4704908A (en) Method for compensating interference voltages in the electrode circuit in magnetic-inductive flow measurement
GB1502860A (en) Method for compensation of the electrochemical perturbing direct current potential in inductive flow measurement with a periodically switched uniform field
US4604584A (en) Switched capacitor precision difference amplifier
US4422337A (en) Method of compensating the interference DC voltages in the electrode circuit in magnetic-conductive flow measurement
JP2503598B2 (en) Peak voltage holding circuit
US4396890A (en) Variable gain amplifier
SU457992A1 (en) The method of equalizing the input currents of a differential operational amplifier
US4370628A (en) Relaxation oscillator including constant current source and latch circuit
EP0100102B1 (en) Circuit for integrating an analog signal and converting it into a digital signal
GB1455565A (en) Anaologue to digital converters
US3831041A (en) Compensating circuit for semiconductive apparatus
US4184152A (en) Circuit for converting from analog signal into digital signal and vice versa by using insulated gate field effect transistors
SU1170599A1 (en) Rulse shaper
SU387382A1 (en) INTEGRATOR
JPH0511790B2 (en)
SU450112A1 (en) Method for digital measurement of instantaneous frequency of slowly varying processes
JPH0722950A (en) Ad conversion circuit
SU442476A1 (en) Averager
SU374574A1 (en) NULL BODY
SU556459A1 (en) Functional converter
SU488222A1 (en) Integrator
SU1283901A1 (en) Voltage transducer for rectifier converter
SU458919A1 (en) Device for compensating reactive power in multi-phase distribution networks with zero wire
SU528696A2 (en) Difference Control
SU429506A1 (en) PULSE GENERATOR