SG10201707329TA - Semiconductor device and method of forming embedded conductive layer for power/ground planes in fo-ewlb - Google Patents

Semiconductor device and method of forming embedded conductive layer for power/ground planes in fo-ewlb

Info

Publication number
SG10201707329TA
SG10201707329TA SG10201707329TA SG10201707329TA SG10201707329TA SG 10201707329T A SG10201707329T A SG 10201707329TA SG 10201707329T A SG10201707329T A SG 10201707329TA SG 10201707329T A SG10201707329T A SG 10201707329TA SG 10201707329T A SG10201707329T A SG 10201707329TA
Authority
SG
Singapore
Prior art keywords
ewlb
semiconductor device
power
conductive layer
ground planes
Prior art date
Application number
SG10201707329TA
Inventor
Yaojian Lin
Xu Sheng Bao
Kang Chen
Original Assignee
Stats Chippac Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stats Chippac Pte Ltd filed Critical Stats Chippac Pte Ltd
Publication of SG10201707329TA publication Critical patent/SG10201707329TA/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/485—Adaptation of interconnections, e.g. engineering charges, repair techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/24195—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
SG10201707329TA 2013-03-08 2014-03-05 Semiconductor device and method of forming embedded conductive layer for power/ground planes in fo-ewlb SG10201707329TA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201361774692P 2013-03-08 2013-03-08
US14/193,267 US9685350B2 (en) 2013-03-08 2014-02-28 Semiconductor device and method of forming embedded conductive layer for power/ground planes in Fo-eWLB

Publications (1)

Publication Number Publication Date
SG10201707329TA true SG10201707329TA (en) 2017-10-30

Family

ID=51486840

Family Applications (2)

Application Number Title Priority Date Filing Date
SG10201400383UA SG10201400383UA (en) 2013-03-08 2014-03-05 Semiconductor device and method of forming embedded conductive layer for power/ground planes in fo-ewlb
SG10201707329TA SG10201707329TA (en) 2013-03-08 2014-03-05 Semiconductor device and method of forming embedded conductive layer for power/ground planes in fo-ewlb

Family Applications Before (1)

Application Number Title Priority Date Filing Date
SG10201400383UA SG10201400383UA (en) 2013-03-08 2014-03-05 Semiconductor device and method of forming embedded conductive layer for power/ground planes in fo-ewlb

Country Status (3)

Country Link
US (3) US9685350B2 (en)
SG (2) SG10201400383UA (en)
TW (2) TWI607515B (en)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102038488B1 (en) * 2013-02-26 2019-10-30 삼성전자 주식회사 Method for fabricating semiconductor package
US9093337B2 (en) 2013-09-27 2015-07-28 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for controlling warpage in packaging
KR102171021B1 (en) * 2014-03-14 2020-10-28 삼성전자주식회사 Method for manufacturing circuit board and semiconductor package
US9595485B2 (en) * 2014-06-26 2017-03-14 Nxp Usa, Inc. Microelectronic packages having embedded sidewall substrates and methods for the producing thereof
US9679842B2 (en) * 2014-10-01 2017-06-13 Mediatek Inc. Semiconductor package assembly
US10043769B2 (en) * 2015-06-03 2018-08-07 Micron Technology, Inc. Semiconductor devices including dummy chips
US9806040B2 (en) * 2015-07-29 2017-10-31 STATS ChipPAC Pte. Ltd. Antenna in embedded wafer-level ball-grid array package
US10636753B2 (en) 2015-07-29 2020-04-28 STATS ChipPAC Pte. Ltd. Antenna in embedded wafer-level ball-grid array package
US9646946B2 (en) 2015-10-07 2017-05-09 Invensas Corporation Fan-out wafer-level packaging using metal foil lamination
KR101973426B1 (en) * 2015-11-03 2019-04-29 삼성전기주식회사 Electronic component package and manufacturing method for the same
US10535611B2 (en) 2015-11-20 2020-01-14 Apple Inc. Substrate-less integrated components
US9741651B1 (en) * 2016-02-24 2017-08-22 Intel IP Corportaion Redistribution layer lines
US10636767B2 (en) * 2016-02-29 2020-04-28 Invensas Corporation Correction die for wafer/die stack
US10818621B2 (en) 2016-03-25 2020-10-27 Samsung Electronics Co., Ltd. Fan-out semiconductor package
KR102017635B1 (en) * 2016-03-25 2019-10-08 삼성전자주식회사 Fan-out semiconductor package
KR20170112907A (en) * 2016-03-31 2017-10-12 삼성전기주식회사 Fan-out semiconductor package
US10373884B2 (en) 2016-03-31 2019-08-06 Samsung Electronics Co., Ltd. Fan-out semiconductor package for packaging semiconductor chip and capacitors
US10516092B2 (en) * 2016-05-06 2019-12-24 Qualcomm Incorporated Interface substrate and method of making the same
US9922964B1 (en) 2016-09-19 2018-03-20 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure with dummy die
US10163802B2 (en) 2016-11-29 2018-12-25 Taiwan Semicondcutor Manufacturing Company, Ltd. Fan-out package having a main die and a dummy die, and method of forming
US10297471B2 (en) * 2016-12-15 2019-05-21 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out structure and method of fabricating the same
US10460987B2 (en) * 2017-05-09 2019-10-29 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor package device with integrated antenna and manufacturing method thereof
KR102385549B1 (en) 2017-08-16 2022-04-12 삼성전자주식회사 Semiconductor package and method of manufacturing the semiconductor package
US10700024B2 (en) * 2017-08-18 2020-06-30 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package
US10685924B2 (en) 2017-08-24 2020-06-16 Qualcomm Incorporated Antenna-on-package arrangements
KR101963293B1 (en) * 2017-11-01 2019-03-28 삼성전기주식회사 Fan-out semiconductor package
KR102015909B1 (en) 2017-12-20 2019-09-06 삼성전자주식회사 Fan-out semiconductor package
US10510632B2 (en) 2018-03-13 2019-12-17 STATS ChipPAC Pte. Ltd. Method of packaging thin die and semiconductor device including thin die
US11004803B2 (en) 2018-07-02 2021-05-11 Taiwan Semiconductor Manufacturing Company, Ltd. Dummy dies for reducing warpage in packages
US20200013711A1 (en) * 2018-07-09 2020-01-09 Nxp Usa, Inc. Hybrid package
US11004827B2 (en) * 2018-09-18 2021-05-11 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and manufacturing method of semiconductor package
US10629559B2 (en) 2018-09-19 2020-04-21 Powertech Technology Inc. Semiconductor package and manufacturing method thereof
TWI680547B (en) * 2018-11-16 2019-12-21 恆勁科技股份有限公司 Semiconductor package structure and method of making the same
CN111509971B (en) * 2019-01-30 2022-05-24 台达电子工业股份有限公司 Integrated circuit, packaging structure and manufacturing method
KR102595865B1 (en) * 2019-03-04 2023-10-30 삼성전자주식회사 Semiconductor packages having a hybrid interposer
US11508707B2 (en) 2019-05-15 2022-11-22 Mediatek Inc. Semiconductor package with dummy MIM capacitor die
US11289453B2 (en) 2020-02-27 2022-03-29 Qualcomm Incorporated Package comprising a substrate and a high-density interconnect structure coupled to the substrate
KR20210115160A (en) * 2020-03-12 2021-09-27 삼성전자주식회사 Semiconductor package including pid and manufacturing method thereof
US20210391245A1 (en) * 2020-06-11 2021-12-16 Nanya Technology Corporation Semiconductor package device
KR20220000273A (en) * 2020-06-25 2022-01-03 삼성전자주식회사 Semiconductor package
CN114860054B (en) * 2022-07-05 2022-10-14 之江实验室 Power supply device for wafer-level processor

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5353498A (en) * 1993-02-08 1994-10-11 General Electric Company Method for fabricating an integrated circuit module
US6845184B1 (en) * 1998-10-09 2005-01-18 Fujitsu Limited Multi-layer opto-electronic substrates with electrical and optical interconnections and methods for making
US6890829B2 (en) * 2000-10-24 2005-05-10 Intel Corporation Fabrication of on-package and on-chip structure using build-up layer process
US8143108B2 (en) * 2004-10-07 2012-03-27 Stats Chippac, Ltd. Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate
US6964881B2 (en) * 2002-08-27 2005-11-15 Micron Technology, Inc. Multi-chip wafer level system packages and methods of forming same
US6987031B2 (en) * 2002-08-27 2006-01-17 Micron Technology, Inc. Multiple chip semiconductor package and method of fabricating same
JP4016340B2 (en) * 2003-06-13 2007-12-05 ソニー株式会社 Semiconductor device, mounting structure thereof, and manufacturing method thereof
US7459781B2 (en) * 2003-12-03 2008-12-02 Wen-Kun Yang Fan out type wafer level package structure and method of the same
TWI229433B (en) * 2004-07-02 2005-03-11 Phoenix Prec Technology Corp Direct connection multi-chip semiconductor element structure
JP4707095B2 (en) * 2005-05-09 2011-06-22 ルネサスエレクトロニクス株式会社 Semiconductor circuit
JP4897451B2 (en) * 2006-12-04 2012-03-14 ルネサスエレクトロニクス株式会社 Semiconductor device
TW200840002A (en) * 2007-03-21 2008-10-01 Siliconware Precision Industries Co Ltd Leadframe and flip-chip semiconductor package having leadframe-based chip carrier
US8384199B2 (en) * 2007-06-25 2013-02-26 Epic Technologies, Inc. Integrated conductive structures and fabrication methods thereof facilitating implementing a cell phone or other electronic system
US7838395B2 (en) * 2007-12-06 2010-11-23 Stats Chippac, Ltd. Semiconductor wafer level interconnect package utilizing conductive ring and pad for separate voltage supplies and method of making the same
US8039303B2 (en) * 2008-06-11 2011-10-18 Stats Chippac, Ltd. Method of forming stress relief layer between die and interconnect structure
US7888181B2 (en) * 2008-09-22 2011-02-15 Stats Chippac, Ltd. Method of forming a wafer level package with RDL interconnection over encapsulant between bump and semiconductor die
US7763976B2 (en) * 2008-09-30 2010-07-27 Freescale Semiconductor, Inc. Integrated circuit module with integrated passive device
US7843047B2 (en) * 2008-11-21 2010-11-30 Stats Chippac Ltd. Encapsulant interposer system with integrated passive devices and manufacturing method therefor
US7772694B2 (en) * 2008-11-26 2010-08-10 Freescale Semiconductor, Inc. Integrated circuit module and method of packaging same
US7858441B2 (en) * 2008-12-08 2010-12-28 Stats Chippac, Ltd. Semiconductor package with semiconductor core structure and method of forming same
US7642128B1 (en) * 2008-12-12 2010-01-05 Stats Chippac, Ltd. Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US8269671B2 (en) * 2009-01-27 2012-09-18 International Business Machines Corporation Simple radio frequency integrated circuit (RFIC) packages with integrated antennas
US8110902B2 (en) * 2009-02-19 2012-02-07 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US8097489B2 (en) * 2009-03-23 2012-01-17 Stats Chippac, Ltd. Semiconductor device and method of mounting pre-fabricated shielding frame over semiconductor die
US9054111B2 (en) * 2009-04-07 2015-06-09 Freescale Semiconductor, Inc. Electronic device and method of packaging an electronic device
US8018037B2 (en) * 2009-04-16 2011-09-13 Mediatek Inc. Semiconductor chip package
US8021930B2 (en) * 2009-08-12 2011-09-20 Stats Chippac, Ltd. Semiconductor device and method of forming dam material around periphery of die to reduce warpage
US8164158B2 (en) * 2009-09-11 2012-04-24 Stats Chippac, Ltd. Semiconductor device and method of forming integrated passive device
US8482136B2 (en) * 2009-12-29 2013-07-09 Nxp B.V. Fan-out chip scale package
US9196509B2 (en) * 2010-02-16 2015-11-24 Deca Technologies Inc Semiconductor device and method of adaptive patterning for panelized packaging
US8241952B2 (en) 2010-02-25 2012-08-14 Stats Chippac, Ltd. Semiconductor device and method of forming IPD in fan-out level chip scale package
US8258633B2 (en) * 2010-03-31 2012-09-04 Infineon Technologies Ag Semiconductor package and multichip arrangement having a polymer layer and an encapsulant
US8349658B2 (en) * 2010-05-26 2013-01-08 Stats Chippac, Ltd. Semiconductor device and method of forming conductive posts and heat sink over semiconductor die using leadframe
US8097490B1 (en) * 2010-08-27 2012-01-17 Stats Chippac, Ltd. Semiconductor device and method of forming stepped interconnect layer for stacked semiconductor die
US8518746B2 (en) * 2010-09-02 2013-08-27 Stats Chippac, Ltd. Semiconductor device and method of forming TSV semiconductor wafer with embedded semiconductor die
US8502367B2 (en) * 2010-09-29 2013-08-06 Stmicroelectronics Pte Ltd. Wafer-level packaging method using composite material as a base
TWI452665B (en) * 2010-11-26 2014-09-11 矽品精密工業股份有限公司 Anti-static package structure and fabrication method thereof
US9406658B2 (en) * 2010-12-17 2016-08-02 Advanced Semiconductor Engineering, Inc. Embedded component device and manufacturing methods thereof
US8669646B2 (en) * 2011-05-31 2014-03-11 Broadcom Corporation Apparatus and method for grounding an IC package lid for EMI reduction
US8877523B2 (en) * 2011-06-22 2014-11-04 Freescale Semiconductor, Inc. Recovery method for poor yield at integrated circuit die panelization
US9553162B2 (en) * 2011-09-15 2017-01-24 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming semiconductor die with active region responsive to external stimulus
US9679863B2 (en) * 2011-09-23 2017-06-13 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming interconnect substrate for FO-WLCSP
US8922013B2 (en) * 2011-11-08 2014-12-30 Stmicroelectronics Pte Ltd. Through via package
US8980696B2 (en) * 2011-11-09 2015-03-17 Freescale Semiconductor, Inc. Method of packaging semiconductor die
US20130292852A1 (en) * 2012-05-03 2013-11-07 Infineon Technologies Ag Chip embedded packages and methods for forming a chip embedded package
US9000589B2 (en) * 2012-05-30 2015-04-07 Freescale Semiconductor, Inc. Semiconductor device with redistributed contacts
US9111847B2 (en) * 2012-06-15 2015-08-18 Infineon Technologies Ag Method for manufacturing a chip package, a method for manufacturing a wafer level package, a chip package and a wafer level package
US9721878B2 (en) * 2012-09-28 2017-08-01 Intel Corporation High density second level interconnection for bumpless build up layer (BBUL) packaging technology
US8866292B2 (en) * 2012-10-19 2014-10-21 Infineon Technologies Ag Semiconductor packages with integrated antenna and methods of forming thereof
US8765527B1 (en) * 2013-06-13 2014-07-01 Freescale Semiconductor, Inc. Semiconductor device with redistributed contacts

Also Published As

Publication number Publication date
SG10201400383UA (en) 2014-10-30
TW201807762A (en) 2018-03-01
US10741416B2 (en) 2020-08-11
US20170263470A1 (en) 2017-09-14
US9685350B2 (en) 2017-06-20
US20140252573A1 (en) 2014-09-11
TWI638412B (en) 2018-10-11
US20200335358A1 (en) 2020-10-22
TW201436074A (en) 2014-09-16
US11488838B2 (en) 2022-11-01
TWI607515B (en) 2017-12-01

Similar Documents

Publication Publication Date Title
SG10201707329TA (en) Semiconductor device and method of forming embedded conductive layer for power/ground planes in fo-ewlb
HK1214408A1 (en) Semiconductor device and method for manufacturing same
EP2930741A4 (en) Semiconductor device and method for manufacturing semiconductor device
EP2985790A4 (en) Semiconductor device and semiconductor device manufacturing method
HK1202983A1 (en) Semiconductor device and manufacturing method of the same
EP2906989A4 (en) Method of ring-shaped structure placement in an eye-mountable device
HK1204506A1 (en) Semiconductor device and manufacturing method of semiconductor device
SG11201504442YA (en) Semiconductor device and method of making semiconductor device
SG10201601160XA (en) Semiconductor device and method of forming dual-sidedinterconnect structures in fo-wlcsp
HK1201935A1 (en) Methods and ophthalmic devices with organic semiconductor layer
TWI560881B (en) Semiconductor device and method of fabricating high voltage semiconductor device
HK1198783A1 (en) Method of manufacturing semiconductor device and semiconductor device
EP3588586C0 (en) Photovoltaic devices and method of making
HK1219347A1 (en) Semiconductor device and manufacturing method for same
EP2955748A4 (en) Semiconductor device and method for manufacturing same
SG11201508291QA (en) Semiconductor device and method for manufacturing semiconductor device
HK1202704A1 (en) Manufacturing method of semiconductor device
EP2992556A4 (en) Photovoltaic devices and method of making
HK1212096A1 (en) Semiconductor device on cover substrate and method of making same
HK1201101A1 (en) Method of manufacturing semiconductor device and semiconductor device
SG11201510008UA (en) Semiconductor device and manufacturing method therefor
GB2514711B (en) Power semiconductor device and method for manufacturing thereof
HK1206869A1 (en) Semiconductor device and method of manufacturing the same
HK1216944A1 (en) Device and method for producing electrical power
EP2973742A4 (en) Photovoltaic devices and method of making