SE9804605D0 - Data slicers - Google Patents

Data slicers

Info

Publication number
SE9804605D0
SE9804605D0 SE9804605A SE9804605A SE9804605D0 SE 9804605 D0 SE9804605 D0 SE 9804605D0 SE 9804605 A SE9804605 A SE 9804605A SE 9804605 A SE9804605 A SE 9804605A SE 9804605 D0 SE9804605 D0 SE 9804605D0
Authority
SE
Sweden
Prior art keywords
signal
response
generate
states
converter
Prior art date
Application number
SE9804605A
Other languages
English (en)
Other versions
SE9804605L (sv
Inventor
Andrew POPPLEWELL
Stephen Williams
Original Assignee
Mitel Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB9800353A external-priority patent/GB2333194B/en
Application filed by Mitel Semiconductor Ltd filed Critical Mitel Semiconductor Ltd
Publication of SE9804605D0 publication Critical patent/SE9804605D0/sv
Publication of SE9804605L publication Critical patent/SE9804605L/sv

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10009Improvement or modification of read or write signals
    • G11B20/10037A/D conversion, D/A conversion, sampling, slicing and digital quantisation or adjusting parameters thereof
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10009Improvement or modification of read or write signals
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10009Improvement or modification of read or write signals
    • G11B20/10046Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
    • G11B20/10055Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter using partial response filtering when writing the signal to the medium or reading it therefrom
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/14Digital recording or reproducing using self-clocking codes
    • G11B20/1403Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334Processing of samples having at least three levels, e.g. soft decisions

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Power Engineering (AREA)
  • Dc Digital Transmission (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Analogue/Digital Conversion (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
SE9804605A 1998-01-09 1998-12-30 Dataskivare SE9804605L (sv)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9800353A GB2333194B (en) 1998-01-09 1998-01-09 A phase detector
GBGB9810787.3A GB9810787D0 (en) 1998-01-09 1998-05-20 A data slicer

Publications (2)

Publication Number Publication Date
SE9804605D0 true SE9804605D0 (sv) 1998-12-30
SE9804605L SE9804605L (sv) 1999-07-10

Family

ID=26312909

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9804605A SE9804605L (sv) 1998-01-09 1998-12-30 Dataskivare

Country Status (5)

Country Link
US (1) US6608871B2 (sv)
JP (1) JPH11284669A (sv)
CA (1) CA2258384A1 (sv)
GB (1) GB2333214A (sv)
SE (1) SE9804605L (sv)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1180373C (zh) * 2000-03-03 2004-12-15 皇家菲利浦电子有限公司 具有用于与一个接收数据流同步的装置的数据载体
KR100689033B1 (ko) * 2001-02-02 2007-03-08 삼성전자주식회사 데이터 슬라이서 및 이를 적용한 알에프 수신기
US20030099307A1 (en) * 2001-11-13 2003-05-29 Narad Networks, Inc. Differential slicer circuit for data communication
US20030091124A1 (en) * 2001-11-13 2003-05-15 Narad Networks, Inc. Slicer circuit with ping pong scheme for data communication
WO2003047109A2 (en) * 2001-11-30 2003-06-05 Koninklijke Philips Electronics N.V. Bit-detection arrangement and apparatus for reproducing information
US20030165208A1 (en) * 2002-03-04 2003-09-04 Andrew Carter Non-linear decision feedback phase locked loop filter
US8107329B1 (en) 2007-07-05 2012-01-31 Marvell International Ltd. Optical storage system having differential phase detector
TWI343753B (en) 2007-08-09 2011-06-11 Novatek Microelectronics Corp Data slicer having an error correction device
US8939606B2 (en) * 2010-02-26 2015-01-27 Guardian Industries Corp. Heatable lens for luminaires, and/or methods of making the same
FR3007843B1 (fr) * 2013-06-27 2016-12-09 Somfy Sas Procede et dispositif de determination de la phase d’un signal alternatif

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2917519B2 (ja) * 1991-03-25 1999-07-12 松下電器産業株式会社 データスライス回路
US5247544A (en) * 1992-03-26 1993-09-21 Motorola, Inc. Phase adjustment method and apparatus for use in a clock recovery circuit
GB9212263D0 (en) * 1992-06-10 1992-07-22 Shaye Communications Ltd System for data recovery
JP2598913Y2 (ja) * 1992-07-27 1999-08-23 ミツミ電機株式会社 データスライサ
US5572558A (en) * 1994-11-17 1996-11-05 Cirrus Logic, Inc. PID loop filter for timing recovery in a sampled amplitude read channel
US6246723B1 (en) * 1998-05-04 2001-06-12 Cirrus Logic, Inc. Sampled amplitude read channel employing early-decisions from a trellis sequence detector for sampling value estimation

Also Published As

Publication number Publication date
JPH11284669A (ja) 1999-10-15
US20020172301A1 (en) 2002-11-21
SE9804605L (sv) 1999-07-10
US6608871B2 (en) 2003-08-19
CA2258384A1 (en) 1999-07-09
GB9826716D0 (en) 1999-01-27
GB2333214A (en) 1999-07-14

Similar Documents

Publication Publication Date Title
TW357488B (en) Glitch-free clock enable circuit and method for providing a glitch-free clock signal
KR900002582A (ko) 신호대 잡음 비가 향상된 무선 통신 장치
TW200618478A (en) Single gate oxide I/O buffer with improved under-drive feature
KR860002870A (ko) 집적회로 장치
SE9804605D0 (sv) Data slicers
KR950006592A (ko) 전력 소비가 작은 파이프라인 프로세싱 장치
EP1073273A4 (en) DATA PROCESSING DEVICE AND DATA PROCESSING METHOD
KR960018901A (ko) 피이드백 래치 및 피이드백 래치의 피이드백 동작 형성 방법
KR840007185A (ko) 다중동기장치
TW350166B (en) Multiple synchroneous delay circuit
SE9801738L (sv) Lågeffekträknare
KR960025082A (ko) 데이타 전송장치
DE60239832D1 (de) Benutzerprioritätsmodus
KR950034256A (ko) 반도체 장치의 입력회로
GB2304433B (en) Semiconductor memory device
EP0373703A3 (en) Pulse generator circuit arrangement
KR960003101A (ko) 단일 전원 차동 회로
US4528681A (en) Button depression click generator
SE9901290D0 (sv) Avdelad buffert
KR980004129A (ko) 광결합기 데이타 검출방법
KR970029106A (ko) 단위 길이를 이용한 데이터 송수신 방법
KR970055391A (ko) 클럭 제어회로 및 이를 이용한 시스템
KR970075927A (ko) 최대/최소 전압 자동 검출회로
KR970702619A (ko) 복수의 전송게이트를 포함하는 고속 래치회로 및 이것을 사용하는 파이프라인된 마이크로프로세서(a high-speed latch circuit including multiple transmission gates and a pipelined microprocessor employing the same)
KR900013408A (ko) 디지탈 전송 시스템의 수신 신호 검출회로

Legal Events

Date Code Title Description
NAV Patent application has lapsed