NO994637L - Digital krets - Google Patents

Digital krets

Info

Publication number
NO994637L
NO994637L NO994637A NO994637A NO994637L NO 994637 L NO994637 L NO 994637L NO 994637 A NO994637 A NO 994637A NO 994637 A NO994637 A NO 994637A NO 994637 L NO994637 L NO 994637L
Authority
NO
Norway
Prior art keywords
digital circuit
digital
circuit
Prior art date
Application number
NO994637A
Other languages
English (en)
Norwegian (no)
Other versions
NO994637D0 (no
Inventor
Harlan W Neff
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of NO994637D0 publication Critical patent/NO994637D0/no
Publication of NO994637L publication Critical patent/NO994637L/no

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3636Software debugging by tracing the execution of the program
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/25Testing of logic operation, e.g. by logic analysers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
NO994637A 1997-06-10 1999-09-24 Digital krets NO994637L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/872,822 US5931956A (en) 1997-06-10 1997-06-10 Digital circuit using memory for monitoring signals for occurrences of predefined breakpoint conditions
PCT/US1998/012042 WO1998057266A1 (en) 1997-06-10 1998-06-09 Digital circuit using memory for monitoring signals for occurrences of predefined breakpoint conditions

Publications (2)

Publication Number Publication Date
NO994637D0 NO994637D0 (no) 1999-09-24
NO994637L true NO994637L (no) 2000-01-31

Family

ID=25360372

Family Applications (1)

Application Number Title Priority Date Filing Date
NO994637A NO994637L (no) 1997-06-10 1999-09-24 Digital krets

Country Status (10)

Country Link
US (1) US5931956A (ko)
EP (1) EP0988599A4 (ko)
JP (1) JP2002505775A (ko)
KR (1) KR100495755B1 (ko)
CN (1) CN1105971C (ko)
CA (1) CA2276673A1 (ko)
HK (1) HK1024763A1 (ko)
NO (1) NO994637L (ko)
TW (1) TW410289B (ko)
WO (1) WO1998057266A1 (ko)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6145123A (en) * 1998-07-01 2000-11-07 Advanced Micro Devices, Inc. Trace on/off with breakpoint register
US6502210B1 (en) * 1999-10-01 2002-12-31 Stmicroelectronics, Ltd. Microcomputer debug architecture and method
US6487683B1 (en) * 1999-10-01 2002-11-26 Stmicroelectronics Limited Microcomputer debug architecture and method
US6735652B2 (en) * 2001-05-03 2004-05-11 Texas Instruments Incorporated Detecting the occurrence of desired values on a bus
US20020188813A1 (en) * 2001-05-04 2002-12-12 Hugo Cheung On-chip hardware breakpoint generator with comprehensive memory operation detection
US6981248B2 (en) * 2002-05-02 2005-12-27 International Business Machines Corporation Conditional breakpoint encountered indication
EP1378832A1 (en) * 2002-07-04 2004-01-07 Sap Ag Process and system for comfortable debugging of computer programs
EP1378835B1 (en) * 2002-07-04 2015-12-30 Sap Se Process and system for comfortable debugging of computer programs
DE102004056936B4 (de) * 2004-11-23 2011-02-03 Getrag Getriebe- Und Zahnradfabrik Hermann Hagenmeyer Gmbh & Cie Kg Stufenwechselgetriebe für ein Kraftfahrzeug
US7506206B2 (en) * 2005-06-07 2009-03-17 Atmel Corporation Mechanism for providing program breakpoints in a microcontroller with flash program memory
CN100435112C (zh) * 2005-11-21 2008-11-19 洛阳卓航测控设备有限责任公司 单片机开发***用户软件程序断点设置方法
US7865704B2 (en) * 2006-03-29 2011-01-04 Freescale Semiconductor, Inc. Selective instruction breakpoint generation based on a count of instruction source events
US8539087B2 (en) * 2010-03-12 2013-09-17 Symantec Corporation System and method to define, visualize and manage a composite service group in a high-availability disaster recovery environment
DE112010006087T5 (de) * 2010-12-23 2014-06-26 Intel Corporation Architektur zum Testen, zur Validierung und zur Fehlerbereinigung
CN102253875B (zh) * 2011-07-25 2014-02-19 中国人民解放军国防科学技术大学 基于PicoBlaze嵌入式软核处理器的FPGA逻辑模块调试与数据采集方法
US9444580B2 (en) 2013-08-06 2016-09-13 OptCTS, Inc. Optimized data transfer utilizing optimized code table signaling
JP2019518397A (ja) 2016-06-06 2019-06-27 アジャイルピーキュー, インコーポレイテッド データ変換システムおよび方法
US10169196B2 (en) * 2017-03-20 2019-01-01 Microsoft Technology Licensing, Llc Enabling breakpoints on entire data structures

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55117336A (en) * 1979-03-02 1980-09-09 Kagaku Gijutsucho Hoshasen Igaku Sogo Kenkyusho Logic circuit
US4338660A (en) * 1979-04-13 1982-07-06 Relational Memory Systems, Inc. Relational break signal generating device
US4675646A (en) * 1983-09-29 1987-06-23 Tandem Computers Incorporated RAM based multiple breakpoint logic
US4635193A (en) * 1984-06-27 1987-01-06 Motorola, Inc. Data processor having selective breakpoint capability with minimal overhead
US5249278A (en) * 1986-01-24 1993-09-28 Intel Corporation Microprocessor breakpoint apparatus
JP2505950B2 (ja) * 1991-05-13 1996-06-12 インターナショナル・ビジネス・マシーンズ・コーポレイション ハ―ドウェア支援ブレ―クポイント・システム
JP3088129B2 (ja) * 1991-05-29 2000-09-18 日本電気株式会社 マイクロプロセッサ
US5841670A (en) * 1994-03-09 1998-11-24 Texas Instruments Incorporated Emulation devices, systems and methods with distributed control of clock domains
US5717851A (en) * 1994-08-15 1998-02-10 Motorola, Inc. Breakpoint detection circuit in a data processor and method therefor
US5704034A (en) * 1995-08-30 1997-12-30 Motorola, Inc. Method and circuit for initializing a data processing system

Also Published As

Publication number Publication date
NO994637D0 (no) 1999-09-24
HK1024763A1 (en) 2000-10-20
KR20010013275A (ko) 2001-02-26
WO1998057266A1 (en) 1998-12-17
EP0988599A4 (en) 2004-06-09
JP2002505775A (ja) 2002-02-19
KR100495755B1 (ko) 2005-06-17
TW410289B (en) 2000-11-01
CN1105971C (zh) 2003-04-16
CA2276673A1 (en) 1998-12-17
EP0988599A1 (en) 2000-03-29
US5931956A (en) 1999-08-03
CN1252140A (zh) 2000-05-03

Similar Documents

Publication Publication Date Title
DE69816023D1 (de) Schaltungsanordnung
DE69725974D1 (de) Lastschaltkreis
DE69739934D1 (de) Integrierte Schaltung
DE69832827D1 (de) Ausgangsschaltung
NO994637L (no) Digital krets
DE29610649U1 (de) Computer - Hauptleiterplatinen - Gestellkonstruktion
DE69839322D1 (de) Schnittstellenschaltung
DE1100202T1 (de) Entschachtelungsschaltung
DE69816950D1 (de) Schaltungsanordnung
DE69713480T2 (de) Schaltungsanordnung
DE69912101D1 (de) Schaltungsanordnung
DE69709604T2 (de) Schaltungsanordnung
DE69828146D1 (de) Schaltungsanordnung
DE59913873D1 (de) Fuselatch-Schaltung
DE69818699D1 (de) Integrierte schaltung
DE69831460D1 (de) Schaltungsentwurfprüfung
DE69724575D1 (de) Integrierte Schaltung
ID16518A (id) Pengunci pemasang ulang sirkuit
DE1039711T1 (de) Digitaler demodulatior
DE69716004D1 (de) Schaltungsanordnung
DE69714208T2 (de) Schaltungsanordnung
DE69736273D1 (de) Schaltungsanordnung
DE69714163D1 (de) Schaltungsanordnung
DE69719720D1 (de) Schaltungsanordnung
DE69714207D1 (de) Schaltungsanordnung

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application