NL8500683A - Adresberekeningsstelsel voor een digitale verwerkingsinrichting. - Google Patents

Adresberekeningsstelsel voor een digitale verwerkingsinrichting. Download PDF

Info

Publication number
NL8500683A
NL8500683A NL8500683A NL8500683A NL8500683A NL 8500683 A NL8500683 A NL 8500683A NL 8500683 A NL8500683 A NL 8500683A NL 8500683 A NL8500683 A NL 8500683A NL 8500683 A NL8500683 A NL 8500683A
Authority
NL
Netherlands
Prior art keywords
address
data
register means
address register
logical
Prior art date
Application number
NL8500683A
Other languages
English (en)
Dutch (nl)
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of NL8500683A publication Critical patent/NL8500683A/nl

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/345Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Memory System (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
NL8500683A 1984-08-15 1985-03-11 Adresberekeningsstelsel voor een digitale verwerkingsinrichting. NL8500683A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/641,098 US4704680A (en) 1984-08-15 1984-08-15 Address computation system for updating starting addresses of data arrays in an array processor within an instruction cycle
US64109884 1984-08-15

Publications (1)

Publication Number Publication Date
NL8500683A true NL8500683A (nl) 1986-03-03

Family

ID=24570924

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8500683A NL8500683A (nl) 1984-08-15 1985-03-11 Adresberekeningsstelsel voor een digitale verwerkingsinrichting.

Country Status (7)

Country Link
US (1) US4704680A (ja)
JP (1) JPS6160133A (ja)
CA (1) CA1223664A (ja)
DE (1) DE3507584A1 (ja)
FR (1) FR2569288B1 (ja)
GB (1) GB2163280B (ja)
NL (1) NL8500683A (ja)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3619036A1 (de) * 1986-06-06 1987-12-10 Wajda Eligiusz Dipl Ing Verfahren zur steuerung von datenverarbeitenden einrichtungen
US5159686A (en) * 1988-02-29 1992-10-27 Convex Computer Corporation Multi-processor computer system having process-independent communication register addressing
US5050070A (en) * 1988-02-29 1991-09-17 Convex Computer Corporation Multi-processor computer system having self-allocating processors
JP2617974B2 (ja) * 1988-03-08 1997-06-11 富士通株式会社 データ処理装置
US5163149A (en) * 1988-11-02 1992-11-10 International Business Machines Corporation Combining switch for reducing accesses to memory and for synchronizing parallel processes
EP0443551B1 (en) * 1990-02-21 1997-05-02 Matsushita Electric Industrial Co., Ltd. A multidimensional address generator and a system for controlling the generator
US5265225A (en) * 1990-02-21 1993-11-23 Harris Corporation Digital signal processing address sequencer
US5832533A (en) * 1995-01-04 1998-11-03 International Business Machines Corporation Method and system for addressing registers in a data processing unit in an indexed addressing mode
US6047364A (en) * 1997-08-27 2000-04-04 Lucent Technologies Inc. True modulo addressing generator
US5983333A (en) * 1997-08-27 1999-11-09 Lucent Technologies Inc. High speed module address generator
US6049858A (en) * 1997-08-27 2000-04-11 Lucent Technologies Inc. Modulo address generator with precomputed comparison and correction terms
US6529983B1 (en) 1999-11-03 2003-03-04 Cisco Technology, Inc. Group and virtual locking mechanism for inter processor synchronization
US6892237B1 (en) 2000-03-28 2005-05-10 Cisco Technology, Inc. Method and apparatus for high-speed parsing of network messages
US6505269B1 (en) 2000-05-16 2003-01-07 Cisco Technology, Inc. Dynamic addressing mapping to eliminate memory resource contention in a symmetric multiprocessor system
WO2001090888A1 (en) * 2000-05-23 2001-11-29 Theis Jean Paul A data processing system having an address generation unit with hardwired multidimensional memory indexing support

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5852265B2 (ja) * 1977-01-12 1983-11-21 株式会社日立製作所 デ−タ処理装置
US4130868A (en) * 1977-04-12 1978-12-19 International Business Machines Corporation Independently controllable multiple address registers for a data processor
JPS54127653A (en) * 1978-03-28 1979-10-03 Toshiba Corp Data processor
US4365292A (en) * 1979-11-26 1982-12-21 Burroughs Corporation Array processor architecture connection network
US4370732A (en) * 1980-09-15 1983-01-25 Ibm Corporation Skewed matrix address generator
US4439827A (en) * 1981-12-28 1984-03-27 Raytheon Company Dual fetch microsequencer
JPS5965377A (ja) * 1982-10-05 1984-04-13 Nippon Telegr & Teleph Corp <Ntt> アドレス制御方法およびその装置
EP0124799B1 (en) * 1983-04-13 1990-10-31 Nec Corporation Memory access arrangement in a data processing system

Also Published As

Publication number Publication date
FR2569288A1 (fr) 1986-02-21
DE3507584C2 (ja) 1988-10-20
JPH0444970B2 (ja) 1992-07-23
CA1223664A (en) 1987-06-30
GB2163280B (en) 1988-06-08
US4704680A (en) 1987-11-03
FR2569288B1 (fr) 1990-12-14
GB2163280A (en) 1986-02-19
DE3507584A1 (de) 1986-02-27
GB8504822D0 (en) 1985-03-27
JPS6160133A (ja) 1986-03-27

Similar Documents

Publication Publication Date Title
NL8500683A (nl) Adresberekeningsstelsel voor een digitale verwerkingsinrichting.
EP0450803B1 (en) Normalizing floating point processing unit
NL8304186A (nl) Geintegreerde processor voor het verwerken van woordsgewijze ontvangbare informatie.
US4041292A (en) High speed binary multiplication system employing a plurality of multiple generator circuits
CA1171181A (en) Data processor performing a decimal multiply operation using a read only memory
JPS6125188B2 (ja)
JP2001067206A (ja) モジュラー乗算を実行するためのシステム並びに方法
KR100423893B1 (ko) 컴퓨터 산술 연산을 위한 부분 일치 부분 출력 캐쉬
JP2617974B2 (ja) データ処理装置
US5867413A (en) Fast method of floating-point multiplication and accumulation
US5602766A (en) Method of and device for forming the sum of a chain of products
US5255213A (en) Apparatus for providing selectable fractional output signals
US5214599A (en) Advanced dimensional processing with division
US5650952A (en) Circuit arrangement for forming the sum of products
US7278090B2 (en) Correction parameter determination system
NL7907962A (nl) Stapelgeheugen.
RU2159464C1 (ru) Реконфигурируемый асинхронный сумматор-умножитель
JPH03240144A (ja) 可変長データメモリインタフェース回路
JP3105577B2 (ja) 分割積型乗算装置
EP0515956A1 (en) Apparatus and method for modulo computation
US4706188A (en) Method and apparatus for reading samples of a time-dependent signal in a data processing system
JPH05120321A (ja) 行列計算の演算方法
NL8902040A (nl) Met hoge snelheid werkende directe geheugentoegangsbesturing voor test- en meetinstrumenten.
FR2509070A1 (fr) Circuit de decalage ne necessitant aucune transformation entre des donnees a multiplets a neuf bits et des donnees a multiplets a huit bits
JPS6224816B2 (ja)

Legal Events

Date Code Title Description
BA A request for search or an international-type search has been filed
BB A search report has been drawn up
BC A request for examination has been filed
BV The patent application has lapsed