NL7512333A - Werkwijze voor het vervaardigen van oxyde-geiso- leerde verticale bipolaire transistoren en com- plementaire oxyde-geisoleerde laterale bipolaire transistoren, en dergelijke aldus vervaardigde transistoren. - Google Patents
Werkwijze voor het vervaardigen van oxyde-geiso- leerde verticale bipolaire transistoren en com- plementaire oxyde-geisoleerde laterale bipolaire transistoren, en dergelijke aldus vervaardigde transistoren.Info
- Publication number
- NL7512333A NL7512333A NL7512333A NL7512333A NL7512333A NL 7512333 A NL7512333 A NL 7512333A NL 7512333 A NL7512333 A NL 7512333A NL 7512333 A NL7512333 A NL 7512333A NL 7512333 A NL7512333 A NL 7512333A
- Authority
- NL
- Netherlands
- Prior art keywords
- oxide
- transistors
- insulated
- bipolar transistors
- procedure
- Prior art date
Links
- 230000000295 complement effect Effects 0.000 title 1
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/735—Lateral transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
- H01L21/76218—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers introducing both types of electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers, e.g. for isolation of complementary doped regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8222—Bipolar technology
- H01L21/8226—Bipolar technology comprising merged transistor logic or integrated injection logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/053—Field effect transistors fets
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/085—Isolated-integrated
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/087—I2L integrated injection logic
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/096—Lateral transistor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/106—Masks, special
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/117—Oxidation, selective
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Bipolar Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/518,445 US3962717A (en) | 1974-10-29 | 1974-10-29 | Oxide isolated integrated injection logic with selective guard ring |
Publications (3)
Publication Number | Publication Date |
---|---|
NL7512333A true NL7512333A (nl) | 1976-05-04 |
NL186608B NL186608B (nl) | 1990-08-01 |
NL186608C NL186608C (nl) | 1991-01-02 |
Family
ID=24063967
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NLAANVRAGE7512333,A NL186608C (nl) | 1974-10-29 | 1975-10-21 | Werkwijze voor het vervaardigen van een geintegreerde halfgeleiderinjectie-logicainrichting. |
Country Status (12)
Country | Link |
---|---|
US (1) | US3962717A (nl) |
JP (1) | JPS5726417B2 (nl) |
BE (1) | BE834962A (nl) |
BR (1) | BR7506172A (nl) |
CA (1) | CA1030274A (nl) |
CH (1) | CH594288A5 (nl) |
DE (1) | DE2545892A1 (nl) |
FR (1) | FR2290037A1 (nl) |
GB (1) | GB1522958A (nl) |
HK (1) | HK9582A (nl) |
IT (1) | IT1047337B (nl) |
NL (1) | NL186608C (nl) |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS561783B2 (nl) * | 1974-12-27 | 1981-01-16 | ||
DE2510593C3 (de) * | 1975-03-11 | 1982-03-18 | Siemens AG, 1000 Berlin und 8000 München | Integrierte Halbleiter-Schaltungsanordnung |
CA1056513A (en) * | 1975-06-19 | 1979-06-12 | Benjamin J. Sloan (Jr.) | Integrated logic circuit and method of fabrication |
DE2532608C2 (de) * | 1975-07-22 | 1982-09-02 | Deutsche Itt Industries Gmbh, 7800 Freiburg | Planardiffusionsverfahren zum Herstellen einer monolithisch integrierten Schaltung |
JPS5247383A (en) * | 1975-10-13 | 1977-04-15 | Toshiba Corp | Semiconductor device |
JPS5261977A (en) * | 1975-11-18 | 1977-05-21 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit device and its production |
US4084174A (en) * | 1976-02-12 | 1978-04-11 | Fairchild Camera And Instrument Corporation | Graduated multiple collector structure for inverted vertical bipolar transistors |
US4143455A (en) * | 1976-03-11 | 1979-03-13 | Siemens Aktiengesellschaft | Method of producing a semiconductor component |
US4137109A (en) * | 1976-04-12 | 1979-01-30 | Texas Instruments Incorporated | Selective diffusion and etching method for isolation of integrated logic circuit |
JPS52141587A (en) * | 1976-05-20 | 1977-11-25 | Matsushita Electric Ind Co Ltd | Semiconductor device and its process |
US4066473A (en) * | 1976-07-15 | 1978-01-03 | Fairchild Camera And Instrument Corporation | Method of fabricating high-gain transistors |
JPS5367383A (en) * | 1976-08-08 | 1978-06-15 | Fairchild Camera Instr Co | Method of producing small ic implantation logic semiconductor |
US4149177A (en) * | 1976-09-03 | 1979-04-10 | Fairchild Camera And Instrument Corporation | Method of fabricating conductive buried regions in integrated circuits and the resulting structures |
JPS5338276A (en) * | 1976-09-20 | 1978-04-08 | Toshiba Corp | Semiconductor device |
JPS5252378A (en) * | 1976-10-01 | 1977-04-27 | Sony Corp | Semiconductor device |
US4115797A (en) * | 1976-10-04 | 1978-09-19 | Fairchild Camera And Instrument Corporation | Integrated injection logic with heavily doped injector base self-aligned with injector emitter and collector |
JPS5368990A (en) * | 1976-12-01 | 1978-06-19 | Fujitsu Ltd | Production of semiconductor integrated circuit |
GB1597536A (en) * | 1977-03-18 | 1981-09-09 | Texas Instruments Inc | High performance integrated injection logic gate utilizing p-type schottky input diodes |
JPS53121485A (en) * | 1977-03-30 | 1978-10-23 | Mitsubishi Electric Corp | Semiconductor logic circuit device of electrostatic induction type |
NL7703941A (nl) * | 1977-04-12 | 1978-10-16 | Philips Nv | Werkwijze ter vervaardiging van een halfgelei- derinrichting en inrichting, vervaardigd door toepassing van de werkwijze. |
US4168999A (en) * | 1978-12-26 | 1979-09-25 | Fairchild Camera And Instrument Corporation | Method for forming oxide isolated integrated injection logic semiconductor structures having minimal encroachment utilizing special masking techniques |
DE3020609C2 (de) * | 1979-05-31 | 1985-11-07 | Tokyo Shibaura Denki K.K., Kawasaki, Kanagawa | Verfahren zum Herstellen einer integrierten Schaltung mit wenigstens einem I↑2↑L-Element |
US4338622A (en) * | 1979-06-29 | 1982-07-06 | International Business Machines Corporation | Self-aligned semiconductor circuits and process therefor |
JPS556899A (en) * | 1979-07-06 | 1980-01-18 | Toshiba Corp | Semiconductor device |
US4322882A (en) * | 1980-02-04 | 1982-04-06 | Fairchild Camera & Instrument Corp. | Method for making an integrated injection logic structure including a self-aligned base contact |
JPS5610959A (en) * | 1980-03-17 | 1981-02-03 | Toshiba Corp | Manufacture of semiconductor device |
US4512075A (en) * | 1980-08-04 | 1985-04-23 | Fairchild Camera & Instrument Corporation | Method of making an integrated injection logic cell having self-aligned collector and base reduced resistance utilizing selective diffusion from polycrystalline regions |
JPS5658870U (nl) * | 1980-10-02 | 1981-05-20 | ||
JPS5792858A (en) * | 1980-12-01 | 1982-06-09 | Hitachi Ltd | Semiconductor integrated circuit device and manufacture thereof |
US4373252A (en) * | 1981-02-17 | 1983-02-15 | Fairchild Camera & Instrument | Method for manufacturing a semiconductor structure having reduced lateral spacing between buried regions |
US4374011A (en) * | 1981-05-08 | 1983-02-15 | Fairchild Camera & Instrument Corp. | Process for fabricating non-encroaching planar insulating regions in integrated circuit structures |
JPS58206171A (ja) * | 1982-05-26 | 1983-12-01 | Nec Corp | 半導体集積回路装置 |
JPS5957471A (ja) * | 1982-09-28 | 1984-04-03 | Toshiba Corp | 半導体装置 |
US5166094A (en) * | 1984-09-14 | 1992-11-24 | Fairchild Camera & Instrument Corp. | Method of fabricating a base-coupled transistor logic |
US4925806A (en) * | 1988-03-17 | 1990-05-15 | Northern Telecom Limited | Method for making a doped well in a semiconductor substrate |
US5289024A (en) * | 1990-08-07 | 1994-02-22 | National Semiconductor Corporation | Bipolar transistor with diffusion compensation |
US5047117A (en) * | 1990-09-26 | 1991-09-10 | Micron Technology, Inc. | Method of forming a narrow self-aligned, annular opening in a masking layer |
JPH0785476B2 (ja) * | 1991-06-14 | 1995-09-13 | インターナショナル・ビジネス・マシーンズ・コーポレイション | エミッタ埋め込み型バイポーラ・トランジスタ構造 |
US5573837A (en) * | 1992-04-22 | 1996-11-12 | Micron Technology, Inc. | Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer |
JPH10303291A (ja) * | 1997-04-25 | 1998-11-13 | Nippon Steel Corp | 半導体装置及びその製造方法 |
JP2001217317A (ja) | 2000-02-07 | 2001-08-10 | Sony Corp | 半導体装置およびその製造方法 |
ES2275039T3 (es) | 2003-04-24 | 2007-06-01 | Goldschmidt Gmbh | Procedimiento para la produccion de revestimientos laminares desprendibles, repelentes de la suciedad y del agua. |
TR201906951A2 (tr) * | 2019-05-09 | 2019-05-21 | Ankara Ueniversitesi Rektoerluegue | Enzimatik İşlemlerle Nar Suyu Kusurlarının Giderilmesi İçin Yöntem |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL7104496A (nl) * | 1971-04-03 | 1972-10-05 | ||
US3825455A (en) * | 1971-03-19 | 1974-07-23 | Nippon Electric Co | Method of producing insulated-gate field-effect semiconductor device having a channel stopper region |
NL7406111A (nl) * | 1973-05-07 | 1974-11-11 | ||
US3904450A (en) * | 1974-04-26 | 1975-09-09 | Bell Telephone Labor Inc | Method of fabricating injection logic integrated circuits using oxide isolation |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3386865A (en) * | 1965-05-10 | 1968-06-04 | Ibm | Process of making planar semiconductor devices isolated by encapsulating oxide filled channels |
GB1153497A (en) * | 1966-07-25 | 1969-05-29 | Associated Semiconductor Mft | Improvements in and relating to Semiconductor Devices |
DE2021824C3 (de) * | 1970-05-05 | 1980-08-14 | Ibm Deutschland Gmbh, 7000 Stuttgart | Monolithische Halbleiterschaltung |
US3648125A (en) * | 1971-02-02 | 1972-03-07 | Fairchild Camera Instr Co | Method of fabricating integrated circuits with oxidized isolation and the resulting structure |
NL173110C (nl) * | 1971-03-17 | 1983-12-01 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een uit ten minste twee deellagen van verschillend materiaal samengestelde maskeringslaag wordt aangebracht. |
NL7413264A (nl) * | 1974-10-09 | 1976-04-13 | Philips Nv | Geintegreerde schakeling. |
-
1974
- 1974-10-29 US US05/518,445 patent/US3962717A/en not_active Expired - Lifetime
-
1975
- 1975-08-21 CA CA233,893A patent/CA1030274A/en not_active Expired
- 1975-09-08 GB GB36831/75A patent/GB1522958A/en not_active Expired
- 1975-09-09 JP JP10860275A patent/JPS5726417B2/ja not_active Expired
- 1975-09-24 BR BR7506172*A patent/BR7506172A/pt unknown
- 1975-10-02 IT IT69440/75A patent/IT1047337B/it active
- 1975-10-14 DE DE19752545892 patent/DE2545892A1/de not_active Ceased
- 1975-10-17 CH CH1350175A patent/CH594288A5/xx not_active IP Right Cessation
- 1975-10-21 NL NLAANVRAGE7512333,A patent/NL186608C/nl not_active IP Right Cessation
- 1975-10-27 FR FR7532773A patent/FR2290037A1/fr active Granted
- 1975-10-28 BE BE161332A patent/BE834962A/xx not_active IP Right Cessation
-
1982
- 1982-03-04 HK HK95/82A patent/HK9582A/xx unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3825455A (en) * | 1971-03-19 | 1974-07-23 | Nippon Electric Co | Method of producing insulated-gate field-effect semiconductor device having a channel stopper region |
NL7104496A (nl) * | 1971-04-03 | 1972-10-05 | ||
NL7406111A (nl) * | 1973-05-07 | 1974-11-11 | ||
US3904450A (en) * | 1974-04-26 | 1975-09-09 | Bell Telephone Labor Inc | Method of fabricating injection logic integrated circuits using oxide isolation |
Non-Patent Citations (2)
Title |
---|
THE INTERNATIONAL 1974 SOLID-STATE CIRCUITS CONFERENCE, 13 februari 1974, IEEE, NEW YORK (US), N.C. DE TROYE: "Integrated injection: A new approach to LSI", blz. 12,13,214. * |
THE INTERNATIONAL 1974 SOLID-STATE CIRCUITS CONFERENCE, 13 februari 1974, IEEE, NEW YORK (US), R.A. ALLEN et al.: "Oxide-isolated integrated injection logic", blz. 16-17. * |
Also Published As
Publication number | Publication date |
---|---|
AU8607775A (en) | 1977-05-05 |
BE834962A (fr) | 1976-02-16 |
US3962717A (en) | 1976-06-08 |
DE2545892A1 (de) | 1976-05-13 |
CH594288A5 (nl) | 1978-01-13 |
HK9582A (en) | 1982-03-12 |
JPS5726417B2 (nl) | 1982-06-04 |
BR7506172A (pt) | 1976-08-17 |
GB1522958A (en) | 1978-08-31 |
NL186608B (nl) | 1990-08-01 |
CA1030274A (en) | 1978-04-25 |
FR2290037A1 (fr) | 1976-05-28 |
JPS5154379A (nl) | 1976-05-13 |
NL186608C (nl) | 1991-01-02 |
FR2290037B1 (nl) | 1980-05-16 |
IT1047337B (it) | 1980-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL7512333A (nl) | Werkwijze voor het vervaardigen van oxyde-geiso- leerde verticale bipolaire transistoren en com- plementaire oxyde-geisoleerde laterale bipolaire transistoren, en dergelijke aldus vervaardigde transistoren. | |
NL7506280A (nl) | Werkwijze voor het aeroob kweken van microoerga- nismen. | |
NL7502934A (nl) | Werkwijze voor het bereiden van adriamycinen. | |
NL161457B (nl) | Werkwijze voor het isoleren van menselijk carcino- -embryonisch antigeenmateriaal, alsmede werkwijze voor het radiojoderen van het verkregen materiaal. | |
NL7408774A (nl) | Werkwijzen voor het bereiden en toepassen van stilbeenverbindingen. | |
NL7511758A (nl) | Werkwijze voor het bereiden van cyclohexaan-1,3- -dionen en 6-alkyl-3,4-dihydro-2-pyranonen. | |
NL169888C (nl) | Werkwijze voor de bereiding van fosfazeen elastomeren en kunststoffen. | |
NL7514323A (nl) | Werkwijze voor het stabiliseren van 1,1,1-tri- chloorethaan. | |
NL7500979A (nl) | Werkwijze voor het bereiden van gemodificeerde opolysiloxanen. | |
NL7410595A (nl) | Werkwijze en inrichting voor het vervaardigen van plastic zakken. | |
NL180021C (nl) | Werkwijze voor de bereiding van beta-amylase en alfa-1,6-glucosidase. | |
NL7510912A (nl) | Werkwijze voor het bereiden van polyhydroxyalkyl- -3,5-di-gesubstitueerde-2,4,6-trijoodcarbanilaten. | |
NL7409978A (nl) | Werkwijze voor het vervaardigen van mikrobolletjes. | |
NL7501430A (nl) | Werkwijze voor het bereiden van aminodihydro- inen, werkwijze voor het bereiden van ge- iddelen alsmede gevormde geneesmiddelen. | |
NL7514241A (nl) | Desacyl-pepsidine alsmede werkwijze voor het bereiden daarvan. | |
NL160797C (nl) | Werkwijze voor het bereiden van 1,1,1-trichloor- -4-methyl-3-penteen-2-ol of 1,1,1-tribroom-4- -methyl-3-penteen-2-ol. | |
NL7513648A (nl) | Fenyl-pyridylverbindingen alsmede werkwijze voor het bereiden daarvan. | |
NL7614074A (nl) | Werkwijze voor het bereiden van sterk veer- krachtig opgeschuimd materiaal alsmede gevormd voortbrengsel, vervaardigd met toepassing van aldus verkregen materiaal. | |
NL154035B (nl) | Werkwijze voor het vervaardigen van draadweerstanden, alsmede aldus vervaardigde draadweerstand. | |
NL7501031A (nl) | Werkwijze voor het bereiden van organotinmer- captiden. | |
NL7502125A (nl) | Werkwijze voor het bereiden van nonylaminen. | |
NL7413424A (nl) | Werkwijze voor het bereiden van 1.5-dinitro- chinon en 1.8-dinitroantrachinon. | |
NL164542C (nl) | Werkwijze voor het bereiden van meststoffen. | |
NL7502483A (nl) | Werkwijze voor het bereiden van 1-amino-anthra- chinon. | |
NL7501178A (nl) | Werkwijze voor het bereiden van glycolether- len. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
BA | A request for search or an international-type search has been filed | ||
A85 | Still pending on 85-01-01 | ||
BB | A search report has been drawn up | ||
BC | A request for examination has been filed | ||
BK | Erratum |
Free format text: CORRECTION TO PAMPHLET |
|
V4 | Discontinued because of reaching the maximum lifetime of a patent |
Free format text: 951021 |