MX2019010686A - Transmisor y metodo de acortamiento del mismo. - Google Patents
Transmisor y metodo de acortamiento del mismo.Info
- Publication number
- MX2019010686A MX2019010686A MX2019010686A MX2019010686A MX2019010686A MX 2019010686 A MX2019010686 A MX 2019010686A MX 2019010686 A MX2019010686 A MX 2019010686A MX 2019010686 A MX2019010686 A MX 2019010686A MX 2019010686 A MX2019010686 A MX 2019010686A
- Authority
- MX
- Mexico
- Prior art keywords
- bits
- bit groups
- ldpc
- transmitter
- zero
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/155—Shortening or extension of codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/253—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with concatenated codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/611—Specific encoding aspects, e.g. encoding by means of decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/615—Use of computational or mathematical techniques
- H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/618—Shortening and extension of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
- H04L1/0063—Single parity check
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0067—Rate matching
- H04L1/0068—Rate matching by puncturing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L2001/0092—Error control systems characterised by the topology of the transmission link
- H04L2001/0093—Point-to-multipoint
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Algebra (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Multimedia (AREA)
- Error Detection And Correction (AREA)
Abstract
Se proporciona un transmisor. El transmisor incluye: un codificador exterior configurado para codificar bits de entrada para generar bits codificados exteriores incluyendo los bits de entrada y los bits de paridad; un rellenador de ceros configurado para generar una pluralidad de grupos de bits, cada uno de los cuales es formado de un mismo número de bits, mapear los bits codificados exteriores a algunos de los bits en los grupos de bits, y rellenar bits cero a bits remanentes en los grupos de bits, con base en un patrón de acortamiento predeterminado, para así constituir bits de información de Comprobación de Paridad de Baja Densidad (LDPC); y un codificador LDPC configurado para codificar los bits de información LDPC, en donde los bits remanentes, en los cuales son rellenados los bits cero, incluyen algunos de los grupos de bits que no están colocados en secuencia en los bits de información LDPC.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201562127027P | 2015-03-02 | 2015-03-02 | |
KR1020150137184A KR102326036B1 (ko) | 2015-03-02 | 2015-09-27 | 송신 장치 및 그의 쇼트닝 방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
MX2019010686A true MX2019010686A (es) | 2019-10-24 |
Family
ID=56950310
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2017011150A MX367838B (es) | 2015-03-02 | 2016-03-02 | Transmisor y método de acortamiento del mismo. |
MX2019010686A MX2019010686A (es) | 2015-03-02 | 2017-08-30 | Transmisor y metodo de acortamiento del mismo. |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2017011150A MX367838B (es) | 2015-03-02 | 2016-03-02 | Transmisor y método de acortamiento del mismo. |
Country Status (5)
Country | Link |
---|---|
US (2) | US10581459B2 (es) |
KR (2) | KR102326036B1 (es) |
CN (1) | CN107592959B (es) |
CA (2) | CA2977325C (es) |
MX (2) | MX367838B (es) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10819372B2 (en) | 2016-11-04 | 2020-10-27 | Lg Electronics Inc. | Method for dividing transport block of LDPC code and apparatus therefor |
US10574270B1 (en) * | 2016-11-09 | 2020-02-25 | Seagate Technology Llc | Sector management in drives having multiple modulation coding |
JP6885027B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
JP6885028B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
CN111245446A (zh) * | 2020-04-26 | 2020-06-05 | 杭州优智联科技有限公司 | 一种uwb***中基于分组的数据卷积编解码方法 |
CN112333470B (zh) * | 2020-10-27 | 2022-05-27 | 杭州叙简科技股份有限公司 | 一种基于视频帧的fec纠错*** |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7934137B2 (en) * | 2006-02-06 | 2011-04-26 | Qualcomm Incorporated | Message remapping and encoding |
ES2353578T3 (es) * | 2008-02-04 | 2011-03-03 | Lg Electronics Inc. | Aparato para transmitir y recibir una señal y procedimiento para transmitir y recibir una señal. |
AU2009307270B2 (en) | 2008-10-21 | 2013-08-22 | Lg Electronics Inc. | Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal |
CN104158643B (zh) | 2008-10-31 | 2017-08-15 | Lg电子株式会社 | 发送广播信号的方法 |
WO2010079868A1 (en) | 2009-01-09 | 2010-07-15 | Lg Electronics Inc. | Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal |
US20100241923A1 (en) | 2009-03-17 | 2010-09-23 | Broadcom Corporation | Communication device employing LDPC (Low Density Parity Check) coding with Reed-Solomon (RS) and/or binary product coding |
EP2477335B1 (en) | 2011-01-18 | 2019-05-29 | Samsung Electronics Co., Ltd. | Apparatus and method for transmitting and reveiving data in communication/broadcasting system |
JP5664919B2 (ja) * | 2011-06-15 | 2015-02-04 | ソニー株式会社 | データ処理装置、及び、データ処理方法 |
EP2560311A1 (en) | 2011-08-17 | 2013-02-20 | Panasonic Corporation | Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes |
KR101791477B1 (ko) * | 2011-10-10 | 2017-10-30 | 삼성전자주식회사 | 통신/방송 시스템에서 데이터 송수신 장치 및 방법 |
US8873672B2 (en) * | 2012-03-21 | 2014-10-28 | Broadcom Corporation | Concatenated coding scheme for burst noise and AWGN for multi-channel applications |
-
2015
- 2015-09-27 KR KR1020150137184A patent/KR102326036B1/ko active IP Right Grant
-
2016
- 2016-03-02 CA CA2977325A patent/CA2977325C/en active Active
- 2016-03-02 CA CA3050577A patent/CA3050577C/en active Active
- 2016-03-02 MX MX2017011150A patent/MX367838B/es active IP Right Grant
- 2016-03-02 CN CN201680025615.7A patent/CN107592959B/zh active Active
-
2017
- 2017-08-30 MX MX2019010686A patent/MX2019010686A/es unknown
-
2019
- 2019-05-10 US US16/408,965 patent/US10581459B2/en active Active
-
2020
- 2020-01-30 US US16/777,461 patent/US11522560B2/en active Active
-
2021
- 2021-11-08 KR KR1020210152578A patent/KR102466509B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
CA3050577A1 (en) | 2016-09-09 |
KR102466509B1 (ko) | 2022-11-11 |
CN107592959B (zh) | 2020-10-30 |
CA2977325A1 (en) | 2016-09-09 |
US11522560B2 (en) | 2022-12-06 |
KR102326036B1 (ko) | 2021-11-12 |
MX367838B (es) | 2019-09-09 |
US20200169271A1 (en) | 2020-05-28 |
US10581459B2 (en) | 2020-03-03 |
US20190268019A1 (en) | 2019-08-29 |
CA2977325C (en) | 2019-09-17 |
CA3050577C (en) | 2023-04-18 |
CN107592959A (zh) | 2018-01-16 |
KR20160106473A (ko) | 2016-09-12 |
MX2017011150A (es) | 2017-11-09 |
KR20210137948A (ko) | 2021-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2019010686A (es) | Transmisor y metodo de acortamiento del mismo. | |
MX2020004657A (es) | Transmisor y metodo de acortamiento del mismo. | |
MY182481A (en) | Transmitter and shortening method thereof | |
MX2019014467A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2016010776A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019014455A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2020004654A (es) | Transmisor y metodo de segmentacion del mismo. | |
MX2019008372A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
WO2016140516A3 (en) | Transmitter and parity permutation method thereof | |
MX2019014457A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019015600A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2019014726A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2020011643A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2019015682A (es) | Aparato de relleno con ceros para codificar la informacion de se?alizacion de longitud variable y metodo de relleno con ceros que lo utiliza. | |
MX2019015685A (es) | Aparato de relleno con ceros para codificar la informacion de se?alizacion de longitud fija y metodo de relleno con ceros que lo utiliza. | |
MX2019009589A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2017011152A (es) | Transmisor y metodo de segmentacion del mismo. | |
MX2019010683A (es) | Transmisor y metodo de acortamiento del mismo. | |
MX2017011153A (es) | Transmisor y metodo de permutacion de paridad del mismo. |