KR980005453A - Metal layer formation method of semiconductor device - Google Patents

Metal layer formation method of semiconductor device Download PDF

Info

Publication number
KR980005453A
KR980005453A KR1019960022802A KR19960022802A KR980005453A KR 980005453 A KR980005453 A KR 980005453A KR 1019960022802 A KR1019960022802 A KR 1019960022802A KR 19960022802 A KR19960022802 A KR 19960022802A KR 980005453 A KR980005453 A KR 980005453A
Authority
KR
South Korea
Prior art keywords
semiconductor device
metal layer
forming
metal
layer
Prior art date
Application number
KR1019960022802A
Other languages
Korean (ko)
Inventor
안희복
Original Assignee
김주용
현대전자산업주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업주식회사 filed Critical 김주용
Priority to KR1019960022802A priority Critical patent/KR980005453A/en
Publication of KR980005453A publication Critical patent/KR980005453A/en

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체 소자의 금속층 형성 방법에 관한 것으로, 절연층으로부터 방출되는 수분으로 인한 폴리머(Polymer)의 생성을 방지하기 위하여 금속을 증착하기 전에 실리콘 기판의 온도를 감소시키므로써 절연층으로부터 수분의 방출이 중단되고, 따라서 폴리머의 생성이 방지되어 금속층의 접촉 저항이 감소된다. 또한 고온에서 금속의 증착이 가능하여 금속의 층덮힘이 향상된다. 그러므로 소자의 전기적 특성 및 수율이 향상될 수 있는 반도체 소자의 금속층 형성 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming a metal layer of a semiconductor device. This stops, thus preventing the formation of a polymer and reducing the contact resistance of the metal layer. In addition, it is possible to deposit the metal at a high temperature to improve the layer covering of the metal. Therefore, the present invention relates to a method of forming a metal layer of a semiconductor device in which the electrical characteristics and yield of the device can be improved.

Description

반도체 소자의 금속층 형성 방법Metal layer formation method of semiconductor device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2a 및 제2b도는 본 발명에 따른 반도체 소자의 금속층 형성 방법을 설명하기 위한 소자의 단면도.2A and 2B are cross-sectional views of a device for explaining a method of forming a metal layer of a semiconductor device according to the present invention.

Claims (5)

반도체 소자의 금속층 형성 방법에 있어서, 접합부가 형성된 실리콘 기판상에 절연층을 형성한 후 상기 접합부가 노출되도록 상기 절연층을 패터닝하여 콘택 홀을 형성하는 단계와, 상기 단계로부터 상기 절연층에 함유된 수분을 방출시키기 위하여 열처리를 실시하는 단계와, 상기 단계로부터 상기 수분의 방출이 중단되도록 상기 열처리에 의해 가열된 상기 실리콘 기판을 냉각시키는 단계와, 상기 단계로부터 상기 콘택 홀이 매립되도록 전체 상부면에 금속을 증착하는 단계로 이루어지는 것을 특징으로 하는 반도체 소자의 금속층 형성 방법.A method of forming a metal layer of a semiconductor device, the method comprising: forming an insulating layer on a silicon substrate on which a junction is formed, and then patterning the insulation layer to expose the junction, and forming a contact hole from the step; Performing a heat treatment to release moisture, cooling the silicon substrate heated by the heat treatment to stop the release of the water from the step, and from the step the entire upper surface so that the contact hole is buried. Method for forming a metal layer of a semiconductor device, characterized in that the step of depositing a metal. 제1항에 있어서, 상기 절연층은 BPSG막인 것을 특징으로 하는 반도체 소자의 금속층 형성 방법.The method for forming a metal layer of a semiconductor device according to claim 1, wherein the insulating layer is a BPSG film. 제1항에 있어서, 상기 절연층은 SOG막인 것을 특징으로 하는 반도체 소자의 금속층 형성 방법.The method of claim 1, wherein the insulating layer is an SOG film. 제1항에 있어서, 상기 열처리는 300 내지 350℃의 온도 및 아르곤(Ar) 가스 분위기하에서 실시되는 것을 특징으로 하는 반도체 소자의 금속층 형성 방법.The method of claim 1, wherein the heat treatment is performed at a temperature of 300 to 350 ° C. and an argon (Ar) gas atmosphere. 제1항에 있어서, 상기 금속은 350 내지 450℃의 온도에서 스퍼터링 방법으로 증착되는 것을 특징으로 하는 반도체 소자의 금속층 형성 방법.The method of claim 1, wherein the metal is deposited by a sputtering method at a temperature of 350 to 450 ℃. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019960022802A 1996-06-21 1996-06-21 Metal layer formation method of semiconductor device KR980005453A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960022802A KR980005453A (en) 1996-06-21 1996-06-21 Metal layer formation method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960022802A KR980005453A (en) 1996-06-21 1996-06-21 Metal layer formation method of semiconductor device

Publications (1)

Publication Number Publication Date
KR980005453A true KR980005453A (en) 1998-03-30

Family

ID=66288181

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960022802A KR980005453A (en) 1996-06-21 1996-06-21 Metal layer formation method of semiconductor device

Country Status (1)

Country Link
KR (1) KR980005453A (en)

Similar Documents

Publication Publication Date Title
KR940007985A (en) Wiring layer formation method of semiconductor device
TW377502B (en) Method of dual damascene
KR980005662A (en) Semiconductor device manufacturing method
KR980005453A (en) Metal layer formation method of semiconductor device
KR970003513A (en) Metal wiring formation method of semiconductor device
KR960002878A (en) Bipolar Junction Transistor (BJT) Manufacturing Method
KR970008347A (en) Metal layer formation method of semiconductor device
KR970030333A (en) Method for manufacturing conductive wiring contact of semiconductor device
KR970052434A (en) Metal layer formation method of semiconductor device
KR960039282A (en) Wiring Manufacturing Method of Semiconductor Device
KR980005460A (en) Barrier metal layer formation method of semiconductor device
KR970013219A (en) Barrier metal layer formation method of semiconductor device
KR980005677A (en) Silicide Formation Method of Semiconductor Device
KR100593138B1 (en) Method of forming a metal wiring in a semiconductor device
KR980005478A (en) Metal wiring formation method of semiconductor device
KR960002680A (en) Metal wiring formation method
KR960026152A (en) Method of Forming Flattened Metal Wiring of Semiconductor Device
KR970052303A (en) Metal wiring formation method of semiconductor device
KR980005464A (en) Metal wiring formation method of semiconductor device
KR970053285A (en) Metal wiring method of semiconductor device
KR960005797A (en) Semiconductor Device Wiring Formation Method
KR950012600A (en) Method for forming titanium silicide contacts in semiconductor devices
KR970067645A (en) Method for forming a metal layer of a semiconductor
KR980005807A (en) Method of forming protective film of semiconductor device
KR970063670A (en) Method of forming a barrier metal layer of a semiconductor device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination