KR970072967A - Noise Level Adaptive Vertical High Capacity Conversion Circuit - Google Patents
Noise Level Adaptive Vertical High Capacity Conversion Circuit Download PDFInfo
- Publication number
- KR970072967A KR970072967A KR1019960013090A KR19960013090A KR970072967A KR 970072967 A KR970072967 A KR 970072967A KR 1019960013090 A KR1019960013090 A KR 1019960013090A KR 19960013090 A KR19960013090 A KR 19960013090A KR 970072967 A KR970072967 A KR 970072967A
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- input signal
- unit
- noise level
- response
- Prior art date
Links
Landscapes
- Picture Signal Circuits (AREA)
Abstract
1. 청구 범위에 기재된 발명이 속한 기술분야1. Technical field to which the invention described in the claims belongs
본 발명은 영상신호 수신 처리장치의 노이즈 레벨 적응형 수직 고역량 변환회로에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a noise level adaptive vertical high capacity conversion circuit of a video signal reception processing apparatus.
2. 발명이 해결하려고 하는 기술적 과제2. Technical Challenges to be Solved by the Invention
본 발명은 노이즈 레벨에 따라 수직 고역 정보의 양을 조절하여 노이즈 혼입에 따른 화질 열화를 방지하기 위한 노이즈 레벨 적응형 수직 고역량 변환회로를 제공한다.The present invention provides a noise level adaptive vertical high capacity conversion circuit for adjusting the amount of vertical high frequency information according to a noise level to prevent image deterioration due to noise mixing.
3. 발명의 해결방법의 요지3. The point of the solution of the invention
본 발명은 제1입력신호 및 제2입력신호를 각각 에이디이(AD) 변환하는 제1에이디이 변환부 및 제2에이디이 변환부와, 상기 제1입력신호 및 제2입력신호의 디지털화된 신호에 응답하여 소정의 신호를 선택적으로 출력하는 멀티플렉싱부와, 상기 멀티플렉싱부의 출력신호에 응답하여 수직 신장하는 수직 신장부를 구비하는 노이즈 레벨 적응형 수직 고역량 변환회로에 있어서, 상기 제1에이디이 변환부의 출력단에 입력단이 접속되며 상기 멀티플렉싱부의 입력단에 출력단이 접속되어 디지털화된 상기 제1입력신호를 소정시간 지연하기 위한 지연조정부와, 상기 제1에이디이 변환부의 출력단에 입력단이 접속되며, 디지털화된 상기 제1입력신호와 수직 동기신호, 수평 동기신호 및 클럭, 노이즈 레벨의 문턱전압신호 각각에 응답하여 상기 노이즈 레벨을 검출하여 출력하는 노이즈 레벨 검출부와, 상기 제2에이디이 변환부로부터의 디지털화된 상기 제2입력신호에 응답하여 상기 노이즈 레벨 검출부의 노이즈 레벨에 의해 제어되어 소정양의 상기 제2입력신호를 조절하여 상기 멀티플렉싱부로 출력하기 위한 제2입력신호양 조절부와, 상기 멀티플렉싱부 및 수직 신장부에 각각 접속되며 상기 수직 동기신호 및 수평 동기신호, 클럭에 의해 제어되어 소정의 타이밍 신호를 발생하여 출력하는 타이밍 신호 발생부를 가짐을 특징으로 한다.The present invention provides a digital signal processing apparatus comprising a first AD conversion unit and a second AD conversion unit for respectively AD converting a first input signal and a second input signal and a second AD conversion unit for converting the first input signal and the second input signal in response to a digitized signal of the first input signal and the second input signal, A multiplexing unit for selectively outputting a predetermined signal and a vertical expansion unit for vertically extending in response to an output signal of the multiplexing unit, the noise level adaptive vertical high capacity conversion circuit comprising: A delay adjusting unit connected to an input terminal of the multiplexing unit to delay the first input signal digitized and delayed by a predetermined time; and a delay unit connected to an output terminal of the first AD conversion unit, In response to each of the synchronous signal, the horizontal synchronous signal, and the clock and noise level threshold voltage signals, A second AD converter configured to adjust the second input signal of the predetermined level by the noise level of the noise level detector in response to the second input signal digitized from the second AD converter, And a timing signal generating unit for generating and outputting a predetermined timing signal, which is controlled by the vertical synchronizing signal, the horizontal synchronizing signal, and the clock, and is connected to the multiplexing unit and the vertical stretching unit, And the like.
4. 발명의 중요한 용도4. Important Uses of the Invention
본 발명은 영상신호 수신 처리장치에 적합하게 사용된다.The present invention is suitably used for a video signal reception processing apparatus.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제2도는 본 발명에 따른 수직 고역량 변환회로의 구성블럭도, 제3도는 제2도의 제2입력신호양 조절부의 상세블럭도.FIG. 2 is a block diagram of a vertical high-capacity conversion circuit according to the present invention, and FIG. 3 is a detailed block diagram of a second input signal conditioning unit of FIG.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960013090A KR100194022B1 (en) | 1996-04-26 | 1996-04-26 | Noise level adaptive vertical high capacity conversion circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960013090A KR100194022B1 (en) | 1996-04-26 | 1996-04-26 | Noise level adaptive vertical high capacity conversion circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970072967A true KR970072967A (en) | 1997-11-07 |
KR100194022B1 KR100194022B1 (en) | 1999-06-15 |
Family
ID=66216809
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960013090A KR100194022B1 (en) | 1996-04-26 | 1996-04-26 | Noise level adaptive vertical high capacity conversion circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100194022B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100718080B1 (en) | 2005-07-25 | 2007-05-16 | 삼성전자주식회사 | Broadcast receiving device for displaying closed caption data and method thereof |
-
1996
- 1996-04-26 KR KR1019960013090A patent/KR100194022B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100194022B1 (en) | 1999-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR860003734A (en) | TV receiver with character generator | |
KR900004200A (en) | TV signal transmission / reception system with scanning format conversion method | |
KR900007233A (en) | TV receiver | |
KR970072967A (en) | Noise Level Adaptive Vertical High Capacity Conversion Circuit | |
KR950030716A (en) | Time axis conversion method | |
KR950010615A (en) | Screen generator for wide TV receiver | |
US7321250B2 (en) | Integrated circuit device | |
KR910007353A (en) | Contrast Adjustment Circuit in Digital Television Receivers | |
KR100212152B1 (en) | A data detection circuit of an air-wave broadcasting | |
KR910011006A (en) | Digital synchronizer | |
KR950030650A (en) | Automatic Gain Control of HTV Receiver | |
JP3448521B2 (en) | Automatic Clock Phase Adjuster for Pixel Corresponding Display | |
KR950022785A (en) | Video signal converter | |
KR970072984A (en) | Method and circuit for generating focus signal of video equipment | |
KR950006775B1 (en) | Adaptive duobinary decoder | |
KR19980025520A (en) | Clock synchronization circuit | |
KR970063028A (en) | Size adjustment circuit of multi-synchronous monitor | |
KR970078434A (en) | Synchronization signal generator of television receiver | |
JPH0730777A (en) | Ringing suppression circuit | |
JPH10262223A (en) | Data reproducing device for multiplexed tex video signal | |
KR960006493A (en) | TV's Ghost Removal Circuit | |
KR930015665A (en) | Burst Tank Circuit Using PLL | |
KR960030607A (en) | Block Synchronization Circuit of Digital Microwave Transmitter | |
KR970009195A (en) | Image converter using horizontal synchronous signal counter | |
KR960036529A (en) | No signal detection circuit of television receiver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080130 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |