KR970049742A - Matching Controller of Neural Network System - Google Patents
Matching Controller of Neural Network System Download PDFInfo
- Publication number
- KR970049742A KR970049742A KR1019950054527A KR19950054527A KR970049742A KR 970049742 A KR970049742 A KR 970049742A KR 1019950054527 A KR1019950054527 A KR 1019950054527A KR 19950054527 A KR19950054527 A KR 19950054527A KR 970049742 A KR970049742 A KR 970049742A
- Authority
- KR
- South Korea
- Prior art keywords
- neural network
- network system
- processor
- control device
- matching control
- Prior art date
Links
Landscapes
- Multi Processors (AREA)
Abstract
본 발명은 신경망 시스템에서 AT-버스에 장착할 수 있는 정합제어장치에 관한 것으로서, 그 특징은 범용으로 사용할 수 있는 신경망 시스테의 정합 제어장치에 있어서, MIMD 프로세서의 특징을 이용하여 가변적으로 병렬 구조를 가지는 데에 있고, 그 다른 특징은 범용으로 사용할 수 있는 신경망 시스템의 정합 제어장치에 있어서, 필요한 데이터는 신경칩에 있는 메모리에 올려놓고 사용하는 병렬 구조를 가지며, 온-라인 상태에서 외부의 호스트 컴퓨터에게 프로세서 보드의 상태를 알려주기 위한 하나의 온-라인 지역 버스를 가지는 데에 있으므로, 본 발명은 단일 프로세서인 IBM-PC가 다중 프로세서들을 효과적으로 제어할 수 있으며, 프로세서 보드에 있는 프로세서들은 각각의 프로그램 메모리가 있어서 프로그램에 따른 동작을 하는 MIMD 방식이고, MIMD의 장점을 얻기 위해서 가변적인 병렬 구조를 가질 수 있으며, 호스트 컴퓨터가 병렬 프로세서의 제어를 계층적으로 하여서 데이터의 다운/업 로딩을 원활히 할 수 있도록 하였고, 신경망 시스템은 다양한 모델의 신경망 알고리즘을 다룰 수 있으며, 다른 주변회로와의 연결이 용이하다는 데에 그 효과가 있다.The present invention relates to a matching controller that can be mounted on an AT-bus in a neural network system. The present invention relates to a matching controller of a neural network system which can be used in general, and has a variable parallel structure using the characteristics of a MIMD processor. The other characteristic is that in the matching control device of the neural network system that can be used for general purpose, the necessary data has a parallel structure that is put on the memory in the neural chip and used, and the external host in the on-line state is used. Since there is one on-line local bus to inform the computer of the status of the processor board, the present invention allows a single processor, IBM-PC, to effectively control multiple processors, and the processors on the processor board are It is a MIMD method that has a program memory and operates according to a program. In order to obtain the advantages of the system, it is possible to have a variable parallel structure, and the host computer can control the parallel processor hierarchically to facilitate the downloading / uploading of data. The effect is that the connection with other peripheral circuits is easy.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명이 적용하는 전체 시스템의 구성도1 is a block diagram of the entire system to which the present invention is applied
제2도는 본 발명에 따른 제어회로의 동작 흐름도2 is a flowchart of operation of the control circuit according to the present invention.
제3도는 본 발명에 따라 보드를 선택하기 위한 제어 회로도3 is a control circuit diagram for selecting a board in accordance with the present invention.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950054527A KR970049742A (en) | 1995-12-22 | 1995-12-22 | Matching Controller of Neural Network System |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950054527A KR970049742A (en) | 1995-12-22 | 1995-12-22 | Matching Controller of Neural Network System |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970049742A true KR970049742A (en) | 1997-07-29 |
Family
ID=66617425
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950054527A KR970049742A (en) | 1995-12-22 | 1995-12-22 | Matching Controller of Neural Network System |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970049742A (en) |
-
1995
- 1995-12-22 KR KR1019950054527A patent/KR970049742A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR830009518A (en) | Data Processing System for Parallel Processing | |
DE69233655D1 (en) | Microprocessor architecture with the possibility to support several different processors | |
DE69332748D1 (en) | Power control system for computers | |
KR900006842A (en) | Power consumption reduction device of computer system | |
DE69231452D1 (en) | Fault-tolerant computer system with processing units that each have at least three computer units | |
KR850000718A (en) | Multi Processor System | |
KR880014760A (en) | Communication processor | |
KR920000026A (en) | Computer system accessible to expansion unit | |
KR900016873A (en) | Switching device of computer system | |
KR850003009A (en) | Apparatus and method for controlling a plurality of memory plates | |
KR970049742A (en) | Matching Controller of Neural Network System | |
KR830010423A (en) | Data exchange method of data processing system | |
JPS575162A (en) | Redundant system controller | |
US5940607A (en) | Device and method for automatically selecting a central processing unit driving frequency | |
KR940000976A (en) | Booting Method and Device of Multiprocessor System | |
JPS5531322A (en) | Rising system for system | |
JPH10240607A (en) | Memory system | |
JPS57207965A (en) | System for expanding memory of electronic computer | |
KR970049687A (en) | Control circuit of parallel neural network board for mounting on AT-Bus | |
JPS5713533A (en) | Information processing system | |
KR940015818A (en) | How to Dispatch Processes in a Multiprocessing System | |
KR970022683A (en) | Input-output interfacing system | |
KR970049510A (en) | Hardware and Software Complex Emulation Devices | |
JPS6139132A (en) | Microprogram loading system | |
KR950033845A (en) | Data consistency maintainer between on-chip cache and external cache |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |