KR970031299A - Voltage controlled oscillator - Google Patents

Voltage controlled oscillator Download PDF

Info

Publication number
KR970031299A
KR970031299A KR1019950039918A KR19950039918A KR970031299A KR 970031299 A KR970031299 A KR 970031299A KR 1019950039918 A KR1019950039918 A KR 1019950039918A KR 19950039918 A KR19950039918 A KR 19950039918A KR 970031299 A KR970031299 A KR 970031299A
Authority
KR
South Korea
Prior art keywords
voltage
output
output node
oscillation signal
control
Prior art date
Application number
KR1019950039918A
Other languages
Korean (ko)
Other versions
KR0182957B1 (en
Inventor
김영생
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950039918A priority Critical patent/KR0182957B1/en
Publication of KR970031299A publication Critical patent/KR970031299A/en
Application granted granted Critical
Publication of KR0182957B1 publication Critical patent/KR0182957B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback

Landscapes

  • Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

1. 청구범위에 기재된 발명이 속한 기술분야1. TECHNICAL FIELD OF THE INVENTION

전압제어발진기Voltage controlled oscillator

2. 발명이 해결하려고 하는 기술적 과제2. The technical problem to be solved by the invention

PLL에서 지터 성분을 제거하며 안정된 동작으로 주파수를 발생할 수 있는 전압제어발진기를 제공한다.It eliminates jitter from the PLL and provides a voltage controlled oscillator that can generate frequency with stable operation.

3. 발명의 해결 방법의 요지3. Summary of the Solution of the Invention

위상 차에 따른 전압차에 대응되는 제어전압에 의해 클럭을 합성하는 위상동기회로의 전압발진기회로가, 전압제어 발진신호를 출력하는 제1 및 제2출력노드와, 제1 및 제2궤환노드와, 제1전압과 제2전압 사이에 연결되고 제어단이 상기 제어전압에 연결되며, 출력 주파수를 결정하는 전류 량을 조절하는 제어수단과, 상기 제어수단과 제2전압 사이에 연결되고 제어단이 상기 제2출력노드에 연결되며, 상기 제어수단에 의해 전류량이 결정되고 상기 제2출력노드의 제2발진신호 출력에 의해 스위칭되어 상기 제1궤환노드로 출력하는 제1수단과, 상기 제어수단과 제2전압 사이에 연결되고 제어단이 상기 제1출력노드에 연결되며, 상기 제어수단에 의해 전류량이 결정되고 상기 제1출력노드의 제1발진신호 출력에 의해 스위칭되어 상기 제2궤환노드로 출력하는 제1수단과, 상기 제1 및 제2궤환노드에 연결되며, 상기 제1 및 제2궤환노드의 논리가 변화할 시 반전 발진하여 각각 상기 제1출력노드 및 제2출력노드로 출력하는 반전발진수단으로 구성된다.The voltage oscillator circuit of the phase synchronization circuit for synthesizing the clock by the control voltage corresponding to the voltage difference according to the phase difference includes: first and second output nodes for outputting a voltage controlled oscillation signal, first and second feedback nodes; A control means connected between the first voltage and the second voltage and a control terminal connected to the control voltage, the control means adjusting an amount of current for determining an output frequency, and a control terminal connected between the control means and the second voltage. First means connected to the second output node, the current amount being determined by the control means, switched by the second oscillation signal output of the second output node, and outputting to the first feedback node; Connected between a second voltage and a control terminal connected to the first output node, the amount of current determined by the control means, switched by the first oscillation signal output of the first output node, and outputted to the second feedback node. doing Inverted oscillation connected to a first means and the first and second feedback nodes, and inverted oscillation when the logic of the first and second feedback nodes changes, and outputting to the first output node and the second output node, respectively. Means.

4. 발명의 중요한 용도4. Important uses of the invention

전압제어발진기에서 위상 잡음이 발생될 수 있는 요소를 줄여 안정된 클럭을 발생할 수 있다.In a voltage controlled oscillator, a stable clock can be generated by reducing a factor in which phase noise can be generated.

Description

전압 제어 발진기Voltage controlled oscillator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 따른 전압제어발진기의 구성을 도시한 도면.3 is a diagram illustrating a configuration of a voltage controlled oscillator according to the present invention.

Claims (3)

위상 차에 따른 전압차에 대응되는 제어전압에 의해 클럭을 합성하는 위상동기회로의 전압발진기회로에 있어서, 전압제어 발진신호를 출력하는 제1 및 제2출력노드와, 제1 및제2궤환노드와, 제1전압과 제2전압 사이에 연결되고 제어단이 상기 제어전압에 연결되며, 출력 주파수를 결정하는 전류 량을 조절하는 제어수단과, 상기제어수단과 제2전압 사이에 연결되고 제어단이 상기 제2출력노드에 연결되며, 상기 제어수단에 의해 전류량이 결정되고 상기 제2출력노드의 제2발진신호 출력에 의해 스위칭되어 상기 제1궤환노드로 츨력하는 제1수단과, 상기 제어수단과 제2전압 사이에 연결되고 제어단이 상기 제1출력노드에 연결되며, 상기 제어수단에 의해 전류량이 결정되고 상기 제1출력노드의 제1발진신호 출력에 의해 스위칭되어 상기 제2궤환노드로 출력하는 제1수단과, 상기 제1 및 제2궤환노드에 연결되며, 상기 제1 및 제2궤환노드의 논리가 변화할 시 반전 발진하여 각각 상기 제1출력노드 및 제2출력노드로 출력하는 반전발진수단으로 구성된 것을 특징으로 하는 전압제어발진기회로.A voltage oscillator circuit of a phase synchronizing circuit for synthesizing a clock by a control voltage corresponding to a voltage difference according to a phase difference, comprising: first and second output nodes for outputting a voltage controlled oscillation signal, first and second feedback nodes; A control means connected between the first voltage and the second voltage and a control terminal connected to the control voltage, the control means for adjusting an amount of current for determining an output frequency, and a control terminal connected between the control means and the second voltage. First means connected to the second output node, the current amount being determined by the control means, switched by a second oscillation signal output of the second output node, and outputting to the first feedback node; It is connected between the second voltage and the control terminal is connected to the first output node, the current amount is determined by the control means and switched by the first oscillation signal output of the first output node is output to the second feedback node An inverted oscillator connected to the first means and the first and second feedback nodes, and inverted and outputted to the first output node and the second output node when the logic of the first and second feedback nodes changes. A voltage controlled oscillator circuit comprising an oscillation means. 제1항에 있어서, 상기 제1발진신호가 포지티브 발진신호이고 제2발진신호가 네가티브 발진신호인 것을 특징으로 하는 전압제어발진기 회로.2. The voltage controlled oscillator circuit according to claim 1, wherein the first oscillation signal is a positive oscillation signal and the second oscillation signal is a negative oscillation signal. 제1항 또는 제2항에 있어서, 상기 제1전압이 전원전압이고 상기 제2전압이 접지전압인 것을 특징으로 하는전압제어발진기 회로.3. The voltage controlled oscillator circuit according to claim 1 or 2, wherein the first voltage is a power supply voltage and the second voltage is a ground voltage. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950039918A 1995-11-06 1995-11-06 Voltage-controlled oscillator KR0182957B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950039918A KR0182957B1 (en) 1995-11-06 1995-11-06 Voltage-controlled oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950039918A KR0182957B1 (en) 1995-11-06 1995-11-06 Voltage-controlled oscillator

Publications (2)

Publication Number Publication Date
KR970031299A true KR970031299A (en) 1997-06-26
KR0182957B1 KR0182957B1 (en) 1999-04-15

Family

ID=19433077

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950039918A KR0182957B1 (en) 1995-11-06 1995-11-06 Voltage-controlled oscillator

Country Status (1)

Country Link
KR (1) KR0182957B1 (en)

Also Published As

Publication number Publication date
KR0182957B1 (en) 1999-04-15

Similar Documents

Publication Publication Date Title
KR950022154A (en) Clock signal generation circuit
KR970072709A (en) Frequency multiplication circuit
KR910017776A (en) Phase synchronization circuit
KR960012738A (en) Phase-locked loop and method of operation in low power feedback path
KR970078017A (en) Semiconductor integrated circuit
KR960012737A (en) Phase Locked Circuit (PLL) System Clock Generators that Instantly Shift Clock Frequency
KR950001107A (en) Charge pumps and systems with them
KR920704411A (en) Voltage controlled oscillator circuit and phase locked circuit
JPH06203975A (en) Electronic ballast and fluorescent lamp device with stabilized frequency
KR930005352A (en) Semiconductor integrated circuit
KR960012710A (en) Voltage-controlled oscillator without resistor
KR940003189A (en) Low Gain, Programmable Range, Temperature-Compensated Oscillator
KR890009098A (en) Voltage controlled oscillation circuit
KR100293769B1 (en) Charge pumping circuit and PLL frequency synthesizer
KR970031299A (en) Voltage controlled oscillator
JP2007295561A (en) Controllable current source for phase-locked loop
JP2008283333A (en) Voltage controlled oscillator, and pll circuit using the same
JPH11186880A (en) Oscillator
KR100196519B1 (en) High precision voltage controlled oscillator
KR102382276B1 (en) Sub-harmonic Pulse Injection Based Oscillator
KR960027247A (en) Oscillation circuit
KR950007297A (en) Phase locked loop and how it works
KR0179789B1 (en) Delay adjusting circuit of threshold path
KR100572308B1 (en) Frequency doubler
KR950030484A (en) Feed Forward Controlled Phase-Sync Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20061128

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee