KR970013387A - 박막트랜지스터의 제조방법 - Google Patents

박막트랜지스터의 제조방법 Download PDF

Info

Publication number
KR970013387A
KR970013387A KR1019960036623A KR19960036623A KR970013387A KR 970013387 A KR970013387 A KR 970013387A KR 1019960036623 A KR1019960036623 A KR 1019960036623A KR 19960036623 A KR19960036623 A KR 19960036623A KR 970013387 A KR970013387 A KR 970013387A
Authority
KR
South Korea
Prior art keywords
substrate
cooling
doping
thin film
film transistor
Prior art date
Application number
KR1019960036623A
Other languages
English (en)
Other versions
KR100237709B1 (ko
Inventor
다카오 오가사와라
츠토무 우에모토
Original Assignee
니시무로 다이조
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 니시무로 다이조, 가부시키가이샤 도시바 filed Critical 니시무로 다이조
Publication of KR970013387A publication Critical patent/KR970013387A/ko
Application granted granted Critical
Publication of KR100237709B1 publication Critical patent/KR100237709B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
    • H01L21/2236—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase from or into a plasma phase
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Plasma & Fusion (AREA)
  • Ceramic Engineering (AREA)
  • Thin Film Transistor (AREA)

Abstract

본 발명은 미세영역으로의 불순물 도프가 가능하고 또한 가급적 높은 처리량을 얻는 것을 목적으로 하는 다결정실리콘을 활성층으로 사용한 박막트랜지스터의 제조방법에 관한 것으로서, 본 발명은 기판(1)상에 다결정실리콘막을 형성한 후, 이 다결정실리콘막을 패터닝함으로써 박막트랜지스터의 활성층(2a)이 되는 층을 형성하는 제1공정과, 상기 활성층이 되는 불순물 이온을 도핑하는 제2공정과, 상기 제2공정의 도핑 후에 상기 기판을 냉각기구에 의해 냉각시키는 제3공정과, 상기 제2공정과 상기 제3공정을 반복함으로써 상기 활성층이 되는 층에 소스 및 드레인영역을 형성하는 제4공정을 구비하고 있는 것을 특징으로 한다.

Description

박막트랜지스터의 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 의한 박막트랜지스터의 제조방법의 제1실시 형태의 도핑특성을 나타내는 그래프.

Claims (15)

  1. 기판상에 다결정실리콘막을 형성한 후, 이 다결정실리콘막을 패터닝함으로써 박막트랜지스터의 활성층이 되는 층을 형성하는 제1공정; 상기 활성층이 되는 층에 불순물이온을 도핑하는 제2공정; 상기 제2공정의 도핑 후에 상기 기판을 냉각기구로 냉각시키는 제3공정; 및 상기 제2공정과 상기 제3공정을 반복함으로써 상기 활성층이 되는 층에 소스 및 드레인영역을 형성하는 제4공정을 구비하고 있는 것을 특징으로 하는 박막트랜지스터의 제조방법.
  2. 제1항에 있어서, 상기 제3공정은 상기 기판을 냉각중에, 상기 제2공정의 도핑보다도 약한 도핑을 실시하는 공정을 구비하고 있는 것을 특징으로 하는 박막트랜지스터의 제조방법.
  3. 제1항에 있어서, 상기 제2공정의 도핑은 상기 기판의 온도에 기초하여 실시하고, 포토레지스트가 경화되지 않는 온도 이하의 어느 소정의 온도에 상기 기판의 온도가 도달한 경우에 상기 도핑동작이 정지되는 것을 특징으로 하는 박막트랜지스터의 제조방법.
  4. 제1항에 있어서, 상기 제2공정의 도핑은 상기 냉각기구에 따른 시간간격으로 계속적으로 실시되는 것을 특징으로 하는 박막트랜지스터의 제조방법.
  5. 제1항에 있어서, 상기 기판의 냉각은 냉각수를 사용하여 상기 기판의 이면을 냉각시킴으로써 실시하는 것을 특징으로 하는 박막트랜지스터 제조방법.
  6. 제1항에 있어서, 상기 기판의 냉각은 상기 기판의 표면에 냉각가스를 분사함으로써 실시하는 것을 특징으로 하는 박막트랜지스터 제조방법.
  7. 제2항에 있어서, 상기 제2공정의 도핑은 상기 기판의 온도에 기초하여 실시하고, 포토레지스트가 경화되지 않는 온도이하의 어느 소정 온도에 상기 기판의 온도가 도달한 경우에, 상기 도핑동작이 정지하는 것을 특징으로 하는 박막트랜지스터의 제조방법.
  8. 제2항에 있어서, 상기 제2공정의 도핑은 상기 냉각기구에 따른 시간간격으로 단속적으로 실시하는 것을 특징으로 하는 박막트랜지스터의 제조방법.
  9. 제2항에 있어서, 상기 기판의 냉각은 냉각수를 사용하여 상기 기판의 이면을 냉각시킴으로써 실시하는 것을 특징으로 하는 박막트랜지스터 제조방법.
  10. 제2항에 있어서, 상기 기판의 냉각은 상기 기판의 표면에 냉각가스를 분사함으로써 실시하는 것을 특징으로 하는 박막트랜지스터 제조방법.
  11. 제3항에 있어서, 상기 기판의 냉각은 냉각수를 사용하여 상기 기판의 이면을 냉각시킴으로써 실시하는 것을 특징으로 하는 박막트랜지스터 제조방법.
  12. 제3항에 있어서, 상기 기판의 냉각은 상기 기판의 표면에 냉각가스를 분사함으로써 실시하는 것을 특징으로 하는 박막트랜지스터 제조방법.
  13. 제4항에 있어서, 상기 기판의 냉각은 냉각수를 사용하여 상기 기판의 이면을 냉각시킴으로써 실시하는 것을 특징으로 하는 박막트랜지스터 제조방법.
  14. 제4항에 있어서, 상기 기판의 냉각은 상기 기판의 표면에 냉각가스를 분사함으로써 실시하는 것을 특징으로 하는 박막트랜지스터 제조방법.
  15. 제5항에 있어서, 상기 기판의 냉각은 또한 상기 기판의 이면을 수소가스를 포함하는 가스 분위기에 노출시킴으로써 실시하는 것을 특징으로 하는 박막트랜지스터의 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019960036623A 1995-08-31 1996-08-30 박막트랜지스터의 제조방법 KR100237709B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP7-223468 1995-08-31
JP22346895 1995-08-31
JP14723896A JP3514912B2 (ja) 1995-08-31 1996-06-10 薄膜トランジスタの製造方法
JP8-147238 1996-06-10

Publications (2)

Publication Number Publication Date
KR970013387A true KR970013387A (ko) 1997-03-29
KR100237709B1 KR100237709B1 (ko) 2000-01-15

Family

ID=26477846

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960036623A KR100237709B1 (ko) 1995-08-31 1996-08-30 박막트랜지스터의 제조방법

Country Status (4)

Country Link
US (1) US5834343A (ko)
JP (1) JP3514912B2 (ko)
KR (1) KR100237709B1 (ko)
TW (1) TW364068B (ko)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3176527B2 (ja) * 1995-03-30 2001-06-18 シャープ株式会社 半導体装置の製造方法
JP3762002B2 (ja) * 1996-11-29 2006-03-29 株式会社東芝 薄膜トランジスタ、及び液晶表示装置
JP2002071936A (ja) * 2000-09-05 2002-03-12 Toppan Printing Co Ltd ガラス基板の冷却方法及び冷却装置
JP2002118074A (ja) * 2000-10-06 2002-04-19 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US7067439B2 (en) 2002-06-14 2006-06-27 Applied Materials, Inc. ALD metal oxide deposition process using direct oxidation
CN1301539C (zh) * 2003-07-28 2007-02-21 友达光电股份有限公司 形成低温多晶硅薄膜晶体管的方法
US8119210B2 (en) 2004-05-21 2012-02-21 Applied Materials, Inc. Formation of a silicon oxynitride layer on a high-k dielectric material
US7645710B2 (en) 2006-03-09 2010-01-12 Applied Materials, Inc. Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system
US7678710B2 (en) 2006-03-09 2010-03-16 Applied Materials, Inc. Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system
US7837838B2 (en) 2006-03-09 2010-11-23 Applied Materials, Inc. Method of fabricating a high dielectric constant transistor gate using a low energy plasma apparatus
JP5134223B2 (ja) * 2006-09-06 2013-01-30 株式会社日立国際電気 半導体装置の製造方法及び基板処理装置
JP5590886B2 (ja) 2006-09-26 2014-09-17 アプライド マテリアルズ インコーポレイテッド 欠陥パシベーションのための高ｋゲート積層構造に対するフッ素プラズマ処理
US8008157B2 (en) * 2006-10-27 2011-08-30 Taiwan Semiconductor Manufacturing Company, Ltd. CMOS device with raised source and drain regions
US8569837B2 (en) * 2007-05-07 2013-10-29 Taiwan Semiconductor Manufacturing Company, Ltd. MOS devices having elevated source/drain regions
US7868306B2 (en) * 2008-10-02 2011-01-11 Varian Semiconductor Equipment Associates, Inc. Thermal modulation of implant process
SG160300A1 (en) 2008-10-03 2010-04-29 Semiconductor Energy Lab Method for manufacturing soi substrate
CN106783934A (zh) * 2017-01-06 2017-05-31 昆山工研院新型平板显示技术中心有限公司 薄膜形成方法以及oled面板形成方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5238858A (en) * 1988-10-31 1993-08-24 Sharp Kabushiki Kaisha Ion implantation method
US5244820A (en) * 1990-03-09 1993-09-14 Tadashi Kamata Semiconductor integrated circuit device, method for producing the same, and ion implanter for use in the method
KR940007451B1 (ko) * 1991-09-06 1994-08-18 주식회사 금성사 박막트랜지스터 제조방법
US5348897A (en) * 1992-12-01 1994-09-20 Paradigm Technology, Inc. Transistor fabrication methods using overlapping masks

Also Published As

Publication number Publication date
JPH09129895A (ja) 1997-05-16
US5834343A (en) 1998-11-10
JP3514912B2 (ja) 2004-04-05
TW364068B (en) 1999-07-11
KR100237709B1 (ko) 2000-01-15

Similar Documents

Publication Publication Date Title
KR970013387A (ko) 박막트랜지스터의 제조방법
KR950026032A (ko) 다결정실리콘 박막트랜지스터의 제조방법
KR970030908A (ko) 비균등 도우프 채널 구조를 갖는 반도체소자의 제조방법
KR970008580A (ko) 반도체 소자의 트랜지스터 제조방법
KR950004584A (ko) 오프셋 구조의 다결정 실리콘 박막 트랜지스터 제조방법
KR960015954A (ko) 전계효과트랜지스터 제조방법
KR950024331A (ko) 반도체 소자 제조방법
KR940016902A (ko) 모스(mos) 트랜지스터 제조방법
KR960035875A (ko) 반도체 소자의 게이트전극 형성방법
KR950034669A (ko) 반도체 소자의 제조방법
KR970053077A (ko) 반도체 소자 제조 방법
KR970054465A (ko) 반도체 소자 및 그 제조 방법
KR970052785A (ko) 반도체 소자 제조방법
KR950021761A (ko) 박막트랜지스터 제조방법
KR920017241A (ko) 바이-모스 에스램 셀의 제조방법
KR970054501A (ko) 저도핑 드레인 구조의 박막 트랜지스터 제조 방법
KR950030272A (ko) 다결정실리콘 박막트랜지스터 제조방법
KR970054349A (ko) 대칭형 바이폴라 트랜지스터 제조방법
KR950009927A (ko) 반도체 소자의 실리사이드 제조방법
KR920015592A (ko) Ldd구조의 트랜지스터 제조방법
KR950030276A (ko) 박막트랜지스터 제조방법
KR910013511A (ko) 반도체 소자의 소자분리 산화막 형성방법
KR970052346A (ko) 반도체 소자의 실리사이드막 제조방법
KR950009980A (ko) 반도체 소자의 소오스/드레인 영역 형성방법
KR890002991A (ko) 씨모오스 반도체장치의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050930

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee