KR970008503A - Semiconductor package structure - Google Patents
Semiconductor package structure Download PDFInfo
- Publication number
- KR970008503A KR970008503A KR1019950019587A KR19950019587A KR970008503A KR 970008503 A KR970008503 A KR 970008503A KR 1019950019587 A KR1019950019587 A KR 1019950019587A KR 19950019587 A KR19950019587 A KR 19950019587A KR 970008503 A KR970008503 A KR 970008503A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor chip
- semiconductor
- mounting plate
- package structure
- semiconductor package
- Prior art date
Links
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
본 발명은 반도체 패키지에 관한 것으로, 종래의 반도체 패키지 구조는 반도체 칩(3)이 반도체 칩 탑재판(1)상에 놓이게 되고, 반도체 칩(3)과 반도체 칩 탑재판(1) 사이에는 에폭시(2)가 사용되므로, 탑재판을 지지하는 타이바에 다운셋이 있는 경우에도 패키지 내에서 반도체 칩(3)의 상대적인 높이가 높게 설정되어 반도체 칩(3)과 리드(5) 사이에 와이어 본딩시 와이어 루프가 높아져서 패키지의 두께가 상대적으로 두꺼워지므로, 반도체 칩(3)에서 발생되는 열을 방출하지 못하게 되어 제품의 수명을 단축되는 등의 문제점이 있었던 바, 본 발명은 반도체 칩 탑재판(1)의 저면으로 접착테이프(6)에 의해 반도체 칩(3)을 부착하여 상기 반도체 칩(3)과 리드(5)를 연결하는 와이어 루프의 높이를 낮추므로서 반도체 패키지의 두께를 얇게 형성하여 반도체 칩(3)에서 발생되는 열을 반도체 칩(3)의 앞, 뒤면에서 보다 용이하게 방출시킴으로서 제품의 수명을 연장시킬 수 있는 등의 효과가 있는 반도체 패키지 구조.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor package. In the conventional semiconductor package structure, a semiconductor chip (3) is placed on a semiconductor chip mounting plate (1), and an epoxy (between) semiconductor chip (3) and a semiconductor chip mounting plate (1) is used. 2) is used, even when there is a downset in the tie bar supporting the mounting plate, the relative height of the semiconductor chip 3 is set high in the package, so that the wire at the time of wire bonding between the semiconductor chip 3 and the lead 5 Since the thickness of the package becomes relatively thick due to a high loop, there is a problem that the heat generated from the semiconductor chip 3 cannot be released and the life of the product is shortened. By attaching the semiconductor chip 3 to the bottom by an adhesive tape 6, the height of the wire loop connecting the semiconductor chip 3 and the lead 5 is reduced, thereby forming a thin thickness of the semiconductor package. 3) in A semiconductor package structure having an effect of extending the life of a product by releasing heat generated more easily from the front and back surfaces of the semiconductor chip 3.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명의 반도체 패키지 구조도로서 반도체 칩 하부에 히트싱크가 부착된 단면도, 제3도는 본 발명의 반도체 패키지 구조도로서 패키지의 상·하부 몰드일부를 제거된 단면도, 제4도는 본 발명의 반도체 패키지 구조도로서 반도체 칩의 저면이 노출되도록 패키지의 상·하부 몰드 일부가 제거된 단면도.2 is a cross-sectional view of a semiconductor package structure according to an embodiment of the present invention in which a heat sink is attached to a lower portion of a semiconductor chip. FIG. 3 is a cross-sectional view of a semiconductor package structure of the present invention in which a part of upper and lower molds is removed. FIG. A cross-sectional view of a package structure diagram in which portions of upper and lower molds of a package are removed to expose a bottom surface of a semiconductor chip.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950019587A KR100193228B1 (en) | 1995-07-05 | 1995-07-05 | Semiconductor package structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950019587A KR100193228B1 (en) | 1995-07-05 | 1995-07-05 | Semiconductor package structure |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970008503A true KR970008503A (en) | 1997-02-24 |
KR100193228B1 KR100193228B1 (en) | 1999-06-15 |
Family
ID=66526696
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950019587A KR100193228B1 (en) | 1995-07-05 | 1995-07-05 | Semiconductor package structure |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100193228B1 (en) |
-
1995
- 1995-07-05 KR KR1019950019587A patent/KR100193228B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100193228B1 (en) | 1999-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960002782A (en) | Plastic semiconductor chip package molded without paddle and method for manufacturing same | |
KR970013389A (en) | Semiconductor device | |
KR920007133A (en) | Integrated circuit device and method for preventing cracking during surface mounting | |
KR960706192A (en) | Multi-chip electronic package module utilizing an adhesive sheet | |
KR960019621A (en) | Structure of Resin Sealed Semiconductor Device | |
KR970008503A (en) | Semiconductor package structure | |
KR940016723A (en) | Semiconductor lead frame | |
KR950025966A (en) | Ball Grid Array Leadframe | |
KR200183066Y1 (en) | Heat sink structure for manufacturing semiconductor packages | |
JPH046860A (en) | Semiconductor device | |
KR0159965B1 (en) | Semiconductor package having heat sink | |
KR970018429A (en) | Packing structure in which die pad is adhered on active area of chip and package using the structure | |
KR970023917A (en) | Semiconductor package to prevent short circuit of wire | |
JP2002203935A (en) | Lead frame and semiconductor device using it | |
KR970072364A (en) | BGA semiconductor package | |
KR200159003Y1 (en) | Semiconductor package of thermal discharge type | |
JP2516704B2 (en) | Compound lead frame | |
KR980006205A (en) | Lead Frame Structure and Semiconductor Package Using the Same | |
KR970053758A (en) | Structure of Semiconductor Package | |
KR970053779A (en) | BLP package | |
KR970003888A (en) | Semiconductor lead frame and packaging method of semiconductor device using same | |
KR20010055923A (en) | Semiconductor structure | |
JPH04207062A (en) | Semiconductor device and lead frame therefor | |
KR20010045638A (en) | Semiconductor package | |
JPH04171749A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130201 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20140203 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20150202 Year of fee payment: 17 |
|
EXPY | Expiration of term |