KR960036532A - Clock generator synchronized with horizontal sync signal of TV video signal - Google Patents
Clock generator synchronized with horizontal sync signal of TV video signal Download PDFInfo
- Publication number
- KR960036532A KR960036532A KR1019950007346A KR19950007346A KR960036532A KR 960036532 A KR960036532 A KR 960036532A KR 1019950007346 A KR1019950007346 A KR 1019950007346A KR 19950007346 A KR19950007346 A KR 19950007346A KR 960036532 A KR960036532 A KR 960036532A
- Authority
- KR
- South Korea
- Prior art keywords
- value
- phase comparator
- video signal
- output
- outputting
- Prior art date
Links
Landscapes
- Synchronizing For Television (AREA)
Abstract
본 발명은 텔레비젼 영상신호의 수평 동기 신호에 동기된 클럭 발생장치에 관한 것으로 텔레비젼 영상신호의 수평 동기신호와 피드백된 주파수를 위상비교한 후 비교된 위상차에 따라 정적(static) 제어 전압에 대해 양(+)의 값 또는 음(-)의 값으로 출력하는 위상비교기(10)와; 상기 위상비교기(10)에서 정적 제어 전압에 대해 양(+)의 값 또는 음(-)의 값으로 출력된 값을 DC 레벨로 변환하여 출력하는 루프필터(20); 상기 루프필터(20)에서 출력된 DC 전압 레벨에 따라 발진 주파수를 출력하는 전압제어발진기(30) 및, 상기 전압제어발진기(30)에서 출력된 발진 주파수를 분주하여 상기 위상비교기(10)로 피드백하는 분주기(40)를 포함하여 구성되어 방송국에서 전송되는 텔레비젼 영상신호의 각 수평 동기 신호의 주기마다 일정 수의 클럭을 발생할 수 있는 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a clock generator synchronized with a horizontal synchronizing signal of a television video signal. A phase comparator 10 for outputting a value of +) or a value of negative (−); A loop filter (20) for converting a value output as a positive (+) value or a negative (-) value to a DC level with respect to the static control voltage in the phase comparator (10); A voltage controlled oscillator 30 outputting an oscillation frequency according to the DC voltage level output from the loop filter 20 and an oscillation frequency output from the voltage controlled oscillator 30 are divided and fed back to the phase comparator 10. And a divider 40 to generate a predetermined number of clocks for each period of the horizontal synchronization signal of the television video signal transmitted from the broadcasting station.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 영상 신호 규격을 나타내는 도면, 제2도는 수평 귀선 소거 시간을 나타내는 도면, 제3도는 수직 귀선 소거 시간을 나타내는 도면.1 is a diagram showing a video signal standard, FIG. 2 is a diagram showing a horizontal blanking time, and FIG. 3 is a diagram showing a vertical blanking time.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950007346A KR960036532A (en) | 1995-03-31 | 1995-03-31 | Clock generator synchronized with horizontal sync signal of TV video signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950007346A KR960036532A (en) | 1995-03-31 | 1995-03-31 | Clock generator synchronized with horizontal sync signal of TV video signal |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960036532A true KR960036532A (en) | 1996-10-28 |
Family
ID=66552851
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950007346A KR960036532A (en) | 1995-03-31 | 1995-03-31 | Clock generator synchronized with horizontal sync signal of TV video signal |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960036532A (en) |
-
1995
- 1995-03-31 KR KR1019950007346A patent/KR960036532A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2080724T3 (en) | SYSTEM TO GENERATE A SYNCHRONIZATION SIGNAL. | |
KR890001351A (en) | TV deflection device | |
FI915527A0 (en) | AV EN DISPLAY SYNCHRONOUS TIDSSAETTNINGSSIGNALER FOER VIDEOBEHANDLING. | |
KR890006059A (en) | TV receiver | |
KR960036532A (en) | Clock generator synchronized with horizontal sync signal of TV video signal | |
CA2229765A1 (en) | Synchronize processing circuit | |
US6018273A (en) | Externally-synchronized voltage-controlled oscillator in phase locked loop | |
MY125723A (en) | Horizontal frequency generation | |
KR930015670A (en) | Horizontal Blanking Signal Generator for Multiple Scan Rate Operation | |
JP2794693B2 (en) | Horizontal deflection circuit | |
KR970004644A (en) | Clock Generator Synchronized to Vertical Sync Signal | |
KR930005604B1 (en) | Horizontal synchronizing signal coincidence circuit | |
JPS6444194A (en) | Sampling clock generator for video signal | |
JPH05167439A (en) | Phase locked loop circuit | |
KR960032426A (en) | Phase locked loop circuit | |
KR960006486A (en) | Clock generator | |
JP2623958B2 (en) | External synchronization device for TV camera | |
KR910007363A (en) | TV system converter | |
JP2573727B2 (en) | PLL circuit for video signal | |
JPS63108875A (en) | Video signal synchronizing device | |
KR980007493A (en) | Horizontal Synchronization Signal Input Compensation Device for Phase Synchronous Loop | |
JPH0552110B2 (en) | ||
KR970019561A (en) | Horizontal Synchronization Signal Synchronizer | |
TH12677A (en) | The signal provides timing lock for processing video signals. | |
TH12677EX (en) | The signal provides timing lock for processing video signals. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |