KR960005837A - 반도체 소자의 산화막 형성방법 - Google Patents

반도체 소자의 산화막 형성방법 Download PDF

Info

Publication number
KR960005837A
KR960005837A KR1019940016085A KR19940016085A KR960005837A KR 960005837 A KR960005837 A KR 960005837A KR 1019940016085 A KR1019940016085 A KR 1019940016085A KR 19940016085 A KR19940016085 A KR 19940016085A KR 960005837 A KR960005837 A KR 960005837A
Authority
KR
South Korea
Prior art keywords
oxide film
semiconductor device
tube
forming
dce
Prior art date
Application number
KR1019940016085A
Other languages
English (en)
Other versions
KR0125310B1 (ko
Inventor
엄금용
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940016085A priority Critical patent/KR0125310B1/ko
Publication of KR960005837A publication Critical patent/KR960005837A/ko
Application granted granted Critical
Publication of KR0125310B1 publication Critical patent/KR0125310B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

본 발명은 반도체 소자의 산화막 형성방법에 관한 것으로, 튜브내에서 산화막 성장공정전에 정화공정을 실시하고 산화막 성장공정후에 표면 처리공저을 실시하여 튜브내의 소디움 이온(sodium ion) 제거와 튜브내부를 패시베이션(passivation)하는 효과를 증대시켜 산화막의 질을 향상시킬 수 있는 반도체 소자의 산화막 형성방법에 관한 것이다.

Description

반도체 소자의 산화막 형성방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음

Claims (2)

  1. 산화막을 형성할 웨이퍼를 소정의 튜브에 장착한 후 산화공정을 실시하고, 온도를 상승시킨 상태에서 열처리하고, 이후 웨이퍼를 꺼냄으로써 산화막 형성을 완료하는 반도체 소자의 산화막 형성방법에 있어서, 상기 산화공정을 실시하기 전에 O2, DCE를 주입하여 튜브내부를 정화하고, 상기 웨이퍼를 꺼내기 전에 O2N2및 DCE를 주입하여 튜브 표면을 처리하는 공정을 포하하는 것을 특징으로 하는 반도체 소자의 산화막 형성방법.
  2. 제1항에 있어서, 상기 정화공정은 O2/DCE=3∼8/0.3∼0.6SLPM 정도로 주입하고, 상기 표면처리공정은 O2/N2/DCE=3∼8/25∼30/0.3∼0.6SLPM 정도로 주입하는 것을 특징으로 하는 반도체 소자의 산화막 형성방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940016085A 1994-07-06 1994-07-06 반도체 소자의 산화막 형성방법 KR0125310B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940016085A KR0125310B1 (ko) 1994-07-06 1994-07-06 반도체 소자의 산화막 형성방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940016085A KR0125310B1 (ko) 1994-07-06 1994-07-06 반도체 소자의 산화막 형성방법

Publications (2)

Publication Number Publication Date
KR960005837A true KR960005837A (ko) 1996-02-23
KR0125310B1 KR0125310B1 (ko) 1997-12-10

Family

ID=19387330

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940016085A KR0125310B1 (ko) 1994-07-06 1994-07-06 반도체 소자의 산화막 형성방법

Country Status (1)

Country Link
KR (1) KR0125310B1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100250234B1 (ko) * 1997-08-09 2000-04-01 밍 루 차륜잠김 방지장치의 전자제어 회로

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106548937B (zh) * 2015-09-18 2019-06-25 上海先进半导体制造股份有限公司 退火的工艺方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100250234B1 (ko) * 1997-08-09 2000-04-01 밍 루 차륜잠김 방지장치의 전자제어 회로

Also Published As

Publication number Publication date
KR0125310B1 (ko) 1997-12-10

Similar Documents

Publication Publication Date Title
KR960005837A (ko) 반도체 소자의 산화막 형성방법
KR930001485A (ko) Gldd 모스패트 제조방법
KR950030262A (ko) 포토레지스트 제거방법
KR960703346A (ko) 사용한 부동액 조성물로부터 증류에 의해 글리콜을 회수하는 방법(distillative method of recovering glycols from used antifreeze agents)
JPS6445172A (en) Hydrogen plasma treatment of polycrystalline silicon thin film transistor
KR930014807A (ko) 반도체 기판의 불순물 제거방법
NO960361L (no) Fremgangsmåte for behandling av glass, anordning og fremgangsmåte for fremstilling derav
KR970048947A (ko) 위상반전 마스크의 제조방법
JPS5320649A (en) Method of treating sludge containing metal
KR970001611A (ko) 반도체 소자의 게이트 산화막 형성방법
KR970053426A (ko) 공정을 단축시키는 반도체장치의 제조방법
KR950027999A (ko) 반도체 소자의 산화막 형성방법
KR940022701A (ko) 반도체 소자의 콘택 저항 감소방법
KR910001902A (ko) Mos 트랜지스터에서 게이트 전극막의 경량 도우프 드레인 소오스 형성 방법
KR960009056A (ko) 반도체 소자의 실리사이드층 형성방법
KR950010127A (ko) 반도체 소자의 소오스/드레인 접합부 형성방법
KR900001030A (ko) 고전압용 반도체 소자 및 그 제조방법
KR970023791A (ko) 반도체 소자의 파티클 제거 방법
KR960026115A (ko) 산소주입분리법(simox)에 의한 절연층매몰 실리콘(soi)기판의 제조방법
KR950010126A (ko) 반도체 소자의 소오스/드레인 접합부 형성방법
KR920005354A (ko) 반도체소자의 생산율 향상방법
KR940016888A (ko) 트랜지스터 형성 방법
KR970053448A (ko) 반도체 장치의 제조방법
KR950021011A (ko) 고농도 산소이온 주입법을 이용한 소자 절연산화막 제조방법
KR930009091A (ko) 마스크 롬 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100920

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee