KR960002695A - 반도체소자의 모스펫 형성방법 - Google Patents
반도체소자의 모스펫 형성방법 Download PDFInfo
- Publication number
- KR960002695A KR960002695A KR1019940014253A KR19940014253A KR960002695A KR 960002695 A KR960002695 A KR 960002695A KR 1019940014253 A KR1019940014253 A KR 1019940014253A KR 19940014253 A KR19940014253 A KR 19940014253A KR 960002695 A KR960002695 A KR 960002695A
- Authority
- KR
- South Korea
- Prior art keywords
- gate electrode
- forming
- oxide
- semiconductor device
- mosfet
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 7
- 239000004065 semiconductor Substances 0.000 title claims abstract description 7
- 125000006850 spacer group Chemical group 0.000 claims abstract 4
- 239000012535 impurity Substances 0.000 claims abstract 3
- 150000002500 ions Chemical class 0.000 claims abstract 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 2
- 239000000758 substrate Substances 0.000 claims 2
- 238000000151 deposition Methods 0.000 claims 1
- 238000005530 etching Methods 0.000 claims 1
- 229920005591 polysilicon Polymers 0.000 claims 1
- 230000015572 biosynthetic process Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Ceramic Engineering (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
본 발명은 반도체소자의 모스펫 형성방법에 관한 것으로, 모스펫 형성시 활성영역과 비활성영역의 경계부에 산화막 스페이서 형성시 발생되는 결함으로 인하여 야기되는 문제점을 해결하기 위하여, 상기 경계부에 고농도의 불순물 이온을 주입하지 않음으로써 디스로케이션 루우프로 인하여 발생되는 접합누설을 방지하여 반도체소자의 신뢰성을 향상시키는 기술이다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2A도 및 제2B도는 본 발명의 실시예로서 반도체소자의 모스펫 형성공정을 도시한 단면도
Claims (2)
- 반도체소자의 모스펫 형성방법에 있어서, 반도체기판 상부에 게이트산화막 및 게이트 전극용 다결정실리콘막을 일정두께 증착하는 공정과, 마스크 공정으로 상기 게이트전극용 다결정실리콘막과 게이트산화막을 순차적으로 식각하여 게이트전극과 게이트산화막패턴을 형성한 다음, 상기 게이트전극을 마스크로하여 상기 반도체기판 상부에 저농도의 불순물이온을 주입하는 공정과, 상기 게이트전극과 게이산화막패턴의 측벽에 산화막 스페이서를 형성하는 공정과, 별도의 마스크를 이용하여 상기 산화막 스페이시와 일정간격 떨어져 양측으로부터 바깥쪽의 활성영역에 고농도의 불순물이온을 주입하여 모스펫을 형성하는 공정을 포함하는 반도체소자의 모스펫 형성방법.
- 제1항에 있어서, 상기 별도의 마스크는 비활성영역과 활성영역의 경계면에 산화막 스페이서 형성시 결합이 발생되는 부분을 포함하여 상기 게이트전극과 산화막 스페이서를 도포하는 것을 특징으로 하는 반도체소자의 모스펫 형성방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940014253A KR100337199B1 (ko) | 1994-06-22 | 1994-06-22 | 반도체소자의모스펫형성방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940014253A KR100337199B1 (ko) | 1994-06-22 | 1994-06-22 | 반도체소자의모스펫형성방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960002695A true KR960002695A (ko) | 1996-01-26 |
KR100337199B1 KR100337199B1 (ko) | 2002-10-30 |
Family
ID=37479978
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940014253A KR100337199B1 (ko) | 1994-06-22 | 1994-06-22 | 반도체소자의모스펫형성방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100337199B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7307320B2 (en) | 2005-11-07 | 2007-12-11 | Samsung Electronics Co., Ltd. | Differential mechanical stress-producing regions for integrated circuit field effect transistors |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6126263A (ja) * | 1984-07-16 | 1986-02-05 | Canon Inc | 半導体装置の製造方法 |
-
1994
- 1994-06-22 KR KR1019940014253A patent/KR100337199B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100337199B1 (ko) | 2002-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960002833A (ko) | 반도체 소자의 고전압용 트랜지스터 및 그 제조방법 | |
KR960002695A (ko) | 반도체소자의 모스펫 형성방법 | |
KR100636665B1 (ko) | 리세스 게이트를 갖는 트랜지스터 및 그 제조 방법 | |
KR970004079A (ko) | 반도체소자 및 그 제조방법 | |
KR950021134A (ko) | 반도체소자의 콘택 형성방법 | |
KR950024300A (ko) | 트렌치형 소자분리구조를 갖는 반도체 장치 및 그 제조방법 | |
KR940016927A (ko) | 트렌치(Trench) 구조를 이용한 수직 채널을 갖는 모스트랜지스터(MOS-FET) 제조방법 | |
KR960015813A (ko) | 모스펫 형성방법 | |
KR940006683B1 (ko) | Nand형 rom셀의 제조방법 및 그 구조 | |
KR100313958B1 (ko) | 반도체소자 및 그의 제조방법 | |
KR940010560B1 (ko) | 모스 에프 이 티의 제조방법 | |
KR960019611A (ko) | 반도체소자 제조방법 | |
KR950030381A (ko) | 다결정실리콘 소오스, 드레인(source, drain)을 갖는 상보형 트랜지스터 및 그 제조방법 | |
KR960002793A (ko) | 트랜지스터 및 그 제조방법 | |
KR970054103A (ko) | 플래쉬 이이피롬 셀 제조 방법 | |
KR960002704A (ko) | 트랜지스터의 게이트전극 형성방법 | |
KR940003086A (ko) | 반도체 장치의 박막트랜지스터 제조방법 | |
KR940022870A (ko) | 플래쉬 이이피롬 및 그 제조방법 | |
KR960036021A (ko) | 저도핑 드레인 구조의 모스 트랜지스터 제조 방법 | |
KR930014961A (ko) | 플래쉬 eeprom 셀 | |
KR970003940A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
KR960006076A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
KR970053090A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
KR970023885A (ko) | 모스 전계 효과 트랜지스터의 제조방법 | |
KR970030503A (ko) | 반도체 소자의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100423 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |