KR950012936B1 - Semiconductor memory device - Google Patents

Semiconductor memory device Download PDF

Info

Publication number
KR950012936B1
KR950012936B1 KR95026354A KR19950026354A KR950012936B1 KR 950012936 B1 KR950012936 B1 KR 950012936B1 KR 95026354 A KR95026354 A KR 95026354A KR 19950026354 A KR19950026354 A KR 19950026354A KR 950012936 B1 KR950012936 B1 KR 950012936B1
Authority
KR
South Korea
Prior art keywords
memory device
semiconductor memory
semiconductor
memory
Prior art date
Application number
KR95026354A
Other languages
Korean (ko)
Inventor
Haruki Toda
Shojo Saito
Kaoru Tokushike
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1019910018069A external-priority patent/KR950012934B1/en
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to KR95026354A priority Critical patent/KR950012936B1/en
Application granted granted Critical
Publication of KR950012936B1 publication Critical patent/KR950012936B1/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076Timing circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222Clock generating, synchronizing or distributing circuits within memory device
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408Address circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408Address circuits
    • G11C11/4082Address Buffers; level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4096Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/18Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Databases & Information Systems (AREA)
  • Dram (AREA)
KR95026354A 1990-10-15 1995-08-24 Semiconductor memory device KR950012936B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR95026354A KR950012936B1 (en) 1990-10-15 1995-08-24 Semiconductor memory device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP27317090 1990-10-15
KR1019910018069A KR950012934B1 (en) 1990-10-15 1991-10-15 Semiconductor memory device
KR95026354A KR950012936B1 (en) 1990-10-15 1995-08-24 Semiconductor memory device

Publications (1)

Publication Number Publication Date
KR950012936B1 true KR950012936B1 (en) 1995-10-23

Family

ID=26550546

Family Applications (2)

Application Number Title Priority Date Filing Date
KR95026354A KR950012936B1 (en) 1990-10-15 1995-08-24 Semiconductor memory device
KR1019950026353A KR950012935B1 (en) 1990-10-15 1995-08-24 Semiconductor memory device

Family Applications After (1)

Application Number Title Priority Date Filing Date
KR1019950026353A KR950012935B1 (en) 1990-10-15 1995-08-24 Semiconductor memory device

Country Status (1)

Country Link
KR (2) KR950012936B1 (en)

Also Published As

Publication number Publication date
KR950012935B1 (en) 1995-10-23

Similar Documents

Publication Publication Date Title
EP0481437A3 (en) Semiconductor memory device
GB2247759B (en) Semiconductor memory device
EP0509811A3 (en) Semiconductor memory device
EP0473360A3 (en) Semiconductor memory device
EP0459316A3 (en) Semiconductor memory device
EP0463617A3 (en) Semiconductor memory device
EP0467607A3 (en) Semiconductor memory device
EP0477938A3 (en) Semiconductor memory device
EP0486902A3 (en) Semiconductor memory device
EP0449422A3 (en) Semiconductor memory device
EP0485239A3 (en) Semiconductor memory device
EP0473421A3 (en) Semiconductor memory device
KR100251036B1 (en) Semiconductor memory device
EP0471535A3 (en) Semiconductor memory device
KR960001785B1 (en) Semiconductor memory device
EP0499460A3 (en) Semiconductor memory device
EP0464548A3 (en) Semiconductor memory device
EP0520425A3 (en) Semiconductor memory device
GB9121767D0 (en) Semiconductor memory device
EP0503524A3 (en) Semiconductor memory device
EP0457347A3 (en) Semiconductor memory device
GB2253092B (en) Semiconductor memory device
EP0454162A3 (en) Semiconductor memory device
EP0454998A3 (en) Semiconductor memory device
EP0479163A3 (en) Semiconductor memory device

Legal Events

Date Code Title Description
A107 Divisional application of patent
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100929

Year of fee payment: 16

EXPY Expiration of term