KR910013971A - Multiple signal extraction circuit - Google Patents

Multiple signal extraction circuit Download PDF

Info

Publication number
KR910013971A
KR910013971A KR1019890020553A KR890020553A KR910013971A KR 910013971 A KR910013971 A KR 910013971A KR 1019890020553 A KR1019890020553 A KR 1019890020553A KR 890020553 A KR890020553 A KR 890020553A KR 910013971 A KR910013971 A KR 910013971A
Authority
KR
South Korea
Prior art keywords
signal
input
extracting
extraction circuit
signal extraction
Prior art date
Application number
KR1019890020553A
Other languages
Korean (ko)
Other versions
KR920005221B1 (en
Inventor
강흥용
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019890020553A priority Critical patent/KR920005221B1/en
Publication of KR910013971A publication Critical patent/KR910013971A/en
Application granted granted Critical
Publication of KR920005221B1 publication Critical patent/KR920005221B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Hardware Redundancy (AREA)

Abstract

내용 없음.No content.

Description

다중 신호 추출 회로Multiple signal extraction circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 구성도.1 is a block diagram of the present invention.

Claims (1)

전전자 교환기의 내부 통신 장치에 있어서, 직렬 버스(D-bus)로 부터 입력되는 3중화된 동기클럭 신호를 입력으로 받아 동기클럭 최종신호를 추출해 내는 동기클럭 신호추출수단(1), 상기 동기클럭 신호추출수단(1)에 연결된 출력라인(3), 상기 출력 라인(3)에 연결되어 직렬버스로 부터 입력되는 3중화된 메시지 데이타 신호와 상기 동기클럭 추출수단(10)의 출력인 동기클럭 최종신호를 입력으로 받아 메시지 데이다 최종 신호를 추출해 내는 메시지 데이타 추출수단(2)으로 구성된 것을 특징으로 하는 다중화 신호 추출회로.In the internal communication device of an electronic switch, a synchronization clock signal extraction means (1) for receiving a triplex synchronization signal input from a serial bus (D-bus) as an input and extracting the final signal of the synchronization clock, the synchronization clock An output line 3 connected to the signal extracting means 1, a tripled message data signal connected to the output line 3 and input from a serial bus and a synchronous clock final output of the synchronous clock extracting means 10 A multiplex signal extraction circuit comprising a message data extraction means (2) for receiving a signal as an input and extracting a message dada final signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890020553A 1989-12-30 1989-12-30 High confident signal drawing circuit KR920005221B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890020553A KR920005221B1 (en) 1989-12-30 1989-12-30 High confident signal drawing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890020553A KR920005221B1 (en) 1989-12-30 1989-12-30 High confident signal drawing circuit

Publications (2)

Publication Number Publication Date
KR910013971A true KR910013971A (en) 1991-08-08
KR920005221B1 KR920005221B1 (en) 1992-06-29

Family

ID=19294595

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890020553A KR920005221B1 (en) 1989-12-30 1989-12-30 High confident signal drawing circuit

Country Status (1)

Country Link
KR (1) KR920005221B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100378712B1 (en) * 2000-12-27 2003-04-07 엘지전자 주식회사 4 receiving clock selection circuit in time division switch of mobile terminal

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100378712B1 (en) * 2000-12-27 2003-04-07 엘지전자 주식회사 4 receiving clock selection circuit in time division switch of mobile terminal

Also Published As

Publication number Publication date
KR920005221B1 (en) 1992-06-29

Similar Documents

Publication Publication Date Title
KR880001154A (en) Remote control system
KR860002870A (en) Integrated circuit devices
KR850003479A (en) Semiconductor integrated circuit
KR840007185A (en) Multi-synch device
KR910013971A (en) Multiple signal extraction circuit
KR910012919A (en) Main CPU Supervisor
KR910015120A (en) Clock Extraction Circuit Using Internal Delay Characteristics of Logic Devices
KR870003629A (en) Synchronization signal extraction device
SE9501176D0 (en) Device and method of an integrated circuit
KR910011050A (en) Data transfer method
KR910012968A (en) Signal transmission method of bus clock
KR840005224A (en) Data communication terminal device
KR930015910A (en) Synchronous Clock Distribution Device for Electronic Switching System
KR920011123A (en) FSC data synchronization circuit
KR920015737A (en) Operation circuit
KR910019379A (en) System and subscriber related information management method in electronic exchange device
KR960016307A (en) Device and method for connecting digital key phone in digital key phone system
KR910007304A (en) Redundant synchronization circuit
KR910002064A (en) Current differential relay
KR910013959A (en) T1 (North American) Repeater Line Matching Device of Switching System
KR920005614A (en) World time on-screen display
KR950004219A (en) VCR's O.S.D unification unit
KR970049289A (en) Controllable Hardware Reset Circuit
KR900011182A (en) Signal conversion device between heterogeneous DS1 class transmission methods
KR930020843A (en) Clock signal selection circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030530

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee