KR930015910A - Synchronous Clock Distribution Device for Electronic Switching System - Google Patents

Synchronous Clock Distribution Device for Electronic Switching System Download PDF

Info

Publication number
KR930015910A
KR930015910A KR1019910024067A KR910024067A KR930015910A KR 930015910 A KR930015910 A KR 930015910A KR 1019910024067 A KR1019910024067 A KR 1019910024067A KR 910024067 A KR910024067 A KR 910024067A KR 930015910 A KR930015910 A KR 930015910A
Authority
KR
South Korea
Prior art keywords
matching device
clock
data matching
distributing
clock distribution
Prior art date
Application number
KR1019910024067A
Other languages
Korean (ko)
Other versions
KR940006744B1 (en
Inventor
이창문
주범순
김옥희
박권철
김정식
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019910024067A priority Critical patent/KR940006744B1/en
Publication of KR930015910A publication Critical patent/KR930015910A/en
Application granted granted Critical
Publication of KR940006744B1 publication Critical patent/KR940006744B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q1/00—Details of selecting apparatus or arrangements
    • H04Q1/18—Electrical details
    • H04Q1/30—Signalling arrangements; Manipulation of signalling currents

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Optical Communication System (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

본 발명은 전전자 교환기에 있어서, 동기 상태의 클럭을 분배하는 동기 클럭 분배장치에 관한 것으로, 통신망내에서 동기망의 입출력 기준 클럭에 동기된 동기클럭을 효율적으로 분배하여 스위칭을 수행하도록 하기 위한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a synchronous clock distribution device for distributing clocks in a synchronous state in an all-electronic exchange, and to efficiently switch synchronous clocks synchronized with input and output reference clocks of a synchronous network in a communication network. .

Description

전전자 교환기의 동기 클럭 분배 장치Synchronous Clock Distribution Device for Electronic Switching System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 전전자 교환기의 구성도, 제3도는 본 발명에 의한 동기 클럭 분배 장치의 구성도.2 is a configuration diagram of an all-electronic exchange, and FIG. 3 is a configuration diagram of a synchronous clock distribution device according to the present invention.

Claims (5)

망동기장치(1), 상기 망동기장치(1)에 연결된 스페이스 스위치(2), 상기 스페이스 스위치(2)에 연결된 중앙 데이타 정합장치(4), 상기 중앙 데이타 정합장치(4)에 연결된 로컬 데이타 정합장치(5), 상기 로컬데이타 정합장치(5)에 연결된 타임스위치(3), 및 상기 타임 스위치(3)에 연결된 가입자 정합장치(61)와 디지틀 트렁크 정합장치(62)를 포함하여 구성되는전전자 교환기의 동기 클럭 분배장치에 있어서; 상기 망동기장치(1)에서 상기 스페이스 스위치(2)로 스페이스 스위치 클럭과 8KHz 동기신호를 분배하는 제1전선(12), 상기 망동기장치(1)에서 상기 중앙 데이타 정합장치(4)로 시스템 기본 클럭과 8KHz 동기신호가 합성된 신호를 분배하는 제1광섬유 선로(13), 상기 중앙 데이타 정합장치(4)에서 로컬 데이타 정합장치(5)로 시스템 기본 클럭 및 동기신호를 분배하는 제2광섬유 선로(41), 및 상기 로컬 데이타 정합장치(5)에서 타임 스위치(3)로 타임 스위치 클럭을 분배하는 제 2 전선(51)을 더 포함하여 구성되는 것을 특징으로 하는 동기 클럭 분배장치.A network synchronizer 1, a space switch 2 connected to the network synchronizer 1, a central data matching device 4 connected to the space switch 2, and local data connected to the central data matching device 4 A matching device (5), a time switch (3) connected to the local data matching device (5), and a subscriber matching device (61) and a digital trunk matching device (62) connected to the time switch (3). A synchronous clock distribution apparatus of an all-electronic exchange; A first wire (12) for distributing a space switch clock and an 8 KHz synchronization signal from the network synchronizer (1) to the space switch (2), and the system from the network synchronizer (1) to the central data matching device (4) A first optical fiber line 13 for distributing a signal synthesized with a basic clock and an 8 kHz synchronization signal, and a second optical fiber for distributing a system basic clock and synchronization signal from the central data matching device 4 to a local data matching device 5; And a second wire (51) for distributing a time switch clock from said local data matching device (5) to a time switch (3). 제1항에 있어서, 상기 스페이스 스위치 클럭은 16.384MHz 주파수인 것을 특징으로 하는 동기 클러 분배장치.2. The apparatus of claim 1, wherein the space switch clock is at a frequency of 16.384 MHz. 제1항에 있어서, 상기 시스템 기본 클럭은 65.536MHz 주파수인 것을 특징으로 하는 동기 클럭 분배장치.The apparatus of claim 1, wherein the system base clock is at a frequency of 65.536 MHz. 제1항에 있어서, 상기 타임 스위치 클럭은 8.192MHz 주파수인 것을 특징으로 하는 동기 클럭 분배장치.2. The synchronous clock distribution device of claim 1, wherein the time switch clock has a frequency of 8.192 MHz. 제1항에 있어서, 상기 제1 및 제2전선(12,51)과 제1 및 제2광섬유 선로(13,41)는 이중화되어 구성되는 것을 특징으로 하는 동기 클럭 분배장치.2. The synchronous clock distribution device according to claim 1, wherein the first and second wires (12, 51) and the first and second optical fiber lines (13, 41) are duplexed. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910024067A 1991-12-23 1991-12-23 Synchronous clock distributing apparatus of full electronics exchange KR940006744B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910024067A KR940006744B1 (en) 1991-12-23 1991-12-23 Synchronous clock distributing apparatus of full electronics exchange

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910024067A KR940006744B1 (en) 1991-12-23 1991-12-23 Synchronous clock distributing apparatus of full electronics exchange

Publications (2)

Publication Number Publication Date
KR930015910A true KR930015910A (en) 1993-07-24
KR940006744B1 KR940006744B1 (en) 1994-07-27

Family

ID=19325747

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910024067A KR940006744B1 (en) 1991-12-23 1991-12-23 Synchronous clock distributing apparatus of full electronics exchange

Country Status (1)

Country Link
KR (1) KR940006744B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100323108B1 (en) * 1999-12-30 2002-02-02 박종섭 The control data link circuit pack of full electronic exchanger
KR100347418B1 (en) * 1999-12-30 2002-08-03 주식회사 하이닉스반도체 The cocal local data link circuit pack of the full electronic exchanger

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100323108B1 (en) * 1999-12-30 2002-02-02 박종섭 The control data link circuit pack of full electronic exchanger
KR100347418B1 (en) * 1999-12-30 2002-08-03 주식회사 하이닉스반도체 The cocal local data link circuit pack of the full electronic exchanger

Also Published As

Publication number Publication date
KR940006744B1 (en) 1994-07-27

Similar Documents

Publication Publication Date Title
CA1312682C (en) Frame synchronization in a network of time multiplexed optical space switches
KR930015910A (en) Synchronous Clock Distribution Device for Electronic Switching System
KR920007387A (en) Clock generator, data transmission / reception device and data transmission / reception method
SE9503370D0 (en) The clock selection system
BR9611199A (en) Numerical-analog communication device and process
DK413584A (en) ACTIVATION IN A DIGITAL SUBSCRIBER
KR960043935A (en) Clock Receive Circuit for Network Synchronous Control of Switching System
KR100306161B1 (en) A circuit for synchronizing clock between exchange station systems
KR970004925A (en) Synchronous Clock Control Circuit of Digital Exchange
KR950014624B1 (en) Pcm speech signal exchanger device
KR100602626B1 (en) Apparatus for selecting network synchronous clock signal of switching system
KR960039733A (en) Synchronous devices of electronic switchboards
KR100551429B1 (en) Device for supplying system clock
KR100242706B1 (en) Apparatus for receiving trunk clock in an electronic switching system
SE9501176D0 (en) Device and method of an integrated circuit
HK1062718A1 (en) High density severlets utilizing high speed data bus
KR19990020368A (en) Stand-alone interface device in private switching system
KR100208285B1 (en) Apparatus for transmission and reception of async hdlc
CO4790201A1 (en) SYSTEM AND APPARATUS FOR GENERATION AND CONTROL OF THE TIMING SIGNAL
KR960013078A (en) Optical cable T.V. Synchronization and clock generator for clock switching in distribution center of CATV network
ES2009069A6 (en) Voice system, data in subscriber loop. (Machine-translation by Google Translate, not legally binding)
KR920001686B1 (en) Frame syncronizing circuit for pabx
KR970056138A (en) Timing Control Circuit of Integrated Information Communication Network Line Interface Circuit
KR970078336A (en) Synchronous devices of electronic switchboards
KR950022667A (en) Terminal adapter multiplexer

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070702

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee