KR910005570A - 프로그래머블 서브프레임 방식의 pwm회로 - Google Patents
프로그래머블 서브프레임 방식의 pwm회로 Download PDFInfo
- Publication number
- KR910005570A KR910005570A KR1019890012487A KR890012487A KR910005570A KR 910005570 A KR910005570 A KR 910005570A KR 1019890012487 A KR1019890012487 A KR 1019890012487A KR 890012487 A KR890012487 A KR 890012487A KR 910005570 A KR910005570 A KR 910005570A
- Authority
- KR
- South Korea
- Prior art keywords
- comparison
- counter
- correction
- correction circuit
- circuit
- Prior art date
Links
- SGZRFMMIONYDQU-UHFFFAOYSA-N n,n-bis(2-methylpropyl)-2-[octyl(phenyl)phosphoryl]acetamide Chemical compound CCCCCCCCP(=O)(CC(=O)N(CC(C)C)CC(C)C)C1=CC=CC=C1 SGZRFMMIONYDQU-UHFFFAOYSA-N 0.000 claims 2
- 239000000523 sample Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/62—Performing operations exclusively by counting total number of pulses ; Multiplication, division or derived operations using combined denominational and incremental processing by counters, i.e. without column shift
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Analogue/Digital Conversion (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Logic Circuits (AREA)
- Time-Division Multiplex Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 프로그래머블 서브프레임 방식의 PWM회로도.
제2도는 제1도에서 콘트롤 회로 상세 회로도.
제3도는 제1도에서 카운터 회로 상세도.
Claims (1)
- 서브프레임에 따라 콘트롤 시그날(CM~CO)을 발생하는 콘트롤회로(20)와 PWM데이타를 저장하고 있는 PWM데이타레지스터(60)와, 상기 콘트롤 회로(20)로부터 콘트롤신호(CM~CO)를 받아 카운터의 연결순서를 결정한 후 카운터(30) 값과 PWM데이타레지스터(60)의 값을 비교하여 콘트롤 신호(CM~CO)에 의해 오버프로우(UCAm~UCAO) 및 (UCAm~UCAO)를 발생함과 동시에 보정신호(CMPm~CMPO)를 발생하는 비교 보정회로(40)와, 상기 비교 보정회로(40)에 의해 연결순서를 결정하여 카운터-업하고 오버프로우를 비교보정회로(40)로 다시 돌려보내는 카운터(30)와, 비교 보정회로(40)에서 발생하는 보정신호(CMPm~CMPO)를 오아링하는 CMP 오아게이트(70)와, 비교 보정회로(50)의 최상위 비트의 오버프로우(UCAM)를 받아 추력(PWM)을 셋트시키고 일치시노(EQM)을 받아 출력을 리셋시키며 CMP오아게이트(70)로부터 보정신호(CMP)를 받아 보정을 하여 출력하는 모듈레이터(50)을 포함하여 구성된 것을 특징으로 하는 프로그래머블 서브프레임 방식의 PWM회로.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019890012487A KR930003255B1 (ko) | 1989-08-31 | 1989-08-31 | 프로그래머블 서브프레임 방식의 pwm 회로 |
NL9001870A NL192806C (nl) | 1989-08-31 | 1990-08-24 | Pulsbreedtemodulatieketen van een programmeerbaar subframesysteem. |
JP2226406A JPH0758893B2 (ja) | 1989-08-31 | 1990-08-28 | プログラマブルサブフレーム方式のpwm回路 |
US07/574,646 US5070312A (en) | 1989-08-31 | 1990-08-29 | Pulse width modulation circuit of programmable subframe system |
GB9018859A GB2236924B (en) | 1989-08-31 | 1990-08-29 | Pulse width modulation circuit |
DE4027699A DE4027699A1 (de) | 1989-08-31 | 1990-08-31 | Pulsbreiten-modulations-schaltkreis mit programmierbarem unterfeldsystem |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019890012487A KR930003255B1 (ko) | 1989-08-31 | 1989-08-31 | 프로그래머블 서브프레임 방식의 pwm 회로 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910005570A true KR910005570A (ko) | 1991-03-30 |
KR930003255B1 KR930003255B1 (ko) | 1993-04-24 |
Family
ID=19289452
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019890012487A KR930003255B1 (ko) | 1989-08-31 | 1989-08-31 | 프로그래머블 서브프레임 방식의 pwm 회로 |
Country Status (6)
Country | Link |
---|---|
US (1) | US5070312A (ko) |
JP (1) | JPH0758893B2 (ko) |
KR (1) | KR930003255B1 (ko) |
DE (1) | DE4027699A1 (ko) |
GB (1) | GB2236924B (ko) |
NL (1) | NL192806C (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990069269A (ko) * | 1998-02-06 | 1999-09-06 | 서평원 | 펄스폭 변조 장치 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3221510B2 (ja) * | 1992-04-22 | 2001-10-22 | 富士電機株式会社 | Pwm信号発生回路 |
US5428639A (en) * | 1994-02-25 | 1995-06-27 | Motorola, Inc. | Two's complement pulse width modulator and method for pulse width modulating a two's complement number |
US5485487A (en) * | 1994-02-25 | 1996-01-16 | Motorola, Inc. | Reconfigurable counter and pulse width modulator (PWM) using same |
KR0147197B1 (ko) * | 1995-05-22 | 1998-12-01 | 문정환 | 다수채널의 펄스폭 변조회로 |
US20020136290A1 (en) * | 2001-03-22 | 2002-09-26 | Philips Semiconductor, Inc. | Pulse-width modulation with feedback to toggle module |
US7376182B2 (en) * | 2004-08-23 | 2008-05-20 | Microchip Technology Incorporated | Digital processor with pulse width modulation module having dynamically adjustable phase offset capability, high speed operation and simultaneous update of multiple pulse width modulation duty cycle registers |
DE102008030527A1 (de) * | 2008-06-27 | 2009-12-31 | Etel S.A. | Verfahren und Vorrichtung zum Erzeugen von PWM-Signalen |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3456099A (en) * | 1963-12-13 | 1969-07-15 | Gen Electric | Pulse width multiplier or divider |
US4042973A (en) * | 1976-04-05 | 1977-08-16 | Pako Corporation | Closed loop feedback digital system for exponentially varying signal frequency |
JPS5955623A (ja) * | 1982-09-24 | 1984-03-30 | Sharp Corp | デイジタル/アナログ変換方式 |
SE445868B (sv) * | 1984-12-12 | 1986-07-21 | Ellemtel Utvecklings Ab | Anordning for neddelning av en klockfrekvens |
-
1989
- 1989-08-31 KR KR1019890012487A patent/KR930003255B1/ko not_active IP Right Cessation
-
1990
- 1990-08-24 NL NL9001870A patent/NL192806C/nl not_active IP Right Cessation
- 1990-08-28 JP JP2226406A patent/JPH0758893B2/ja not_active Expired - Fee Related
- 1990-08-29 GB GB9018859A patent/GB2236924B/en not_active Expired - Fee Related
- 1990-08-29 US US07/574,646 patent/US5070312A/en not_active Expired - Lifetime
- 1990-08-31 DE DE4027699A patent/DE4027699A1/de active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990069269A (ko) * | 1998-02-06 | 1999-09-06 | 서평원 | 펄스폭 변조 장치 |
Also Published As
Publication number | Publication date |
---|---|
GB9018859D0 (en) | 1990-10-10 |
NL192806B (nl) | 1997-10-01 |
NL192806C (nl) | 1998-02-03 |
JPH0758893B2 (ja) | 1995-06-21 |
NL9001870A (nl) | 1991-03-18 |
DE4027699A1 (de) | 1991-03-14 |
GB2236924B (en) | 1993-11-03 |
US5070312A (en) | 1991-12-03 |
KR930003255B1 (ko) | 1993-04-24 |
JPH03237815A (ja) | 1991-10-23 |
DE4027699C2 (ko) | 1993-02-18 |
GB2236924A (en) | 1991-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900003705A (ko) | 일부 및 시각의 보정방법 | |
KR850001566A (ko) | 마이크로 컴퓨터 | |
KR910011013A (ko) | 영상 자막기의 녹화제어시스템 | |
KR910005570A (ko) | 프로그래머블 서브프레임 방식의 pwm회로 | |
KR910008565A (ko) | 분기 제어 회로 | |
KR840002780A (ko) | 페이지수 리시버(Receiver) | |
KR910017759A (ko) | 순서동작형 논리회로 디바이스 | |
JPS5663633A (en) | Character input device | |
KR920009094A (ko) | 디지탈 신호 처리 장치 | |
JPS54116978A (en) | Time correcting device for sound watch | |
JPS554178A (en) | Information control system | |
JPS57106220A (en) | Time ratio signal generating device | |
JPS5459839A (en) | Information processor | |
JPS5545169A (en) | Memory unit | |
KR970050868A (ko) | 병렬 crc 디코더 | |
KR890015602A (ko) | 자기 기록 장치 | |
JPS56101247A (en) | Audio output device | |
KR920004978A (ko) | 마이크로 프로세서의 입출력 기능을 이용한 어드레스 확장법 | |
JPS57162895A (en) | Key code generating system | |
KR930020843A (ko) | 클럭신호 선택회로 | |
KR900015474A (ko) | 디지탈 데이타 팽창 방법 및 데이타 팽창 회로 | |
JPS5368138A (en) | Interrupt priority determining circuit | |
JPS55123723A (en) | Chinese character input device | |
KR930014028A (ko) | 어드레스 프로그램 선택회로 | |
JPS6473437A (en) | Memory write protection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20050322 Year of fee payment: 13 |
|
LAPS | Lapse due to unpaid annual fee |