KR900021456U - Data delay circuit - Google Patents
Data delay circuitInfo
- Publication number
- KR900021456U KR900021456U KR2019890007432U KR890007432U KR900021456U KR 900021456 U KR900021456 U KR 900021456U KR 2019890007432 U KR2019890007432 U KR 2019890007432U KR 890007432 U KR890007432 U KR 890007432U KR 900021456 U KR900021456 U KR 900021456U
- Authority
- KR
- South Korea
- Prior art keywords
- delay circuit
- data delay
- data
- circuit
- delay
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/79—Processing of colour television signals in connection with recording
- H04N9/87—Regeneration of colour television signals
- H04N9/89—Time-base error compensation
- H04N9/896—Time-base error compensation using a digital memory with independent write-in and read-out clock generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/142—Edging; Contouring
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Pulse Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890007432U KR920001481Y1 (en) | 1989-05-31 | 1989-05-31 | Data delay circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019890007432U KR920001481Y1 (en) | 1989-05-31 | 1989-05-31 | Data delay circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR900021456U true KR900021456U (en) | 1990-12-15 |
KR920001481Y1 KR920001481Y1 (en) | 1992-03-05 |
Family
ID=19286676
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019890007432U KR920001481Y1 (en) | 1989-05-31 | 1989-05-31 | Data delay circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR920001481Y1 (en) |
-
1989
- 1989-05-31 KR KR2019890007432U patent/KR920001481Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR920001481Y1 (en) | 1992-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69019670T2 (en) | Delay measurement circuit. | |
DE69031729T2 (en) | MODULATOR CIRCUIT | |
DE69030473T2 (en) | Differentiating circuit | |
DE68901985T2 (en) | DELAY CIRCUIT. | |
KR870009546A (en) | Delay circuit | |
KR900702753A (en) | Time delay initialization circuit | |
DE69021616D1 (en) | Delay circuit. | |
DE68926541D1 (en) | Address modification circuit | |
DE69023395D1 (en) | Arbitration circuit. | |
NO178316C (en) | delay circuit | |
DE69023358T2 (en) | Logical circuit. | |
DE68925748T2 (en) | Logical circuit | |
KR910008129U (en) | Return Emphasis Circuit | |
DE68924299D1 (en) | Interface circuit. | |
DE69031326T2 (en) | Driver circuit | |
DE69027516D1 (en) | Buffer circuit | |
DE68913951D1 (en) | Delay circuit. | |
FR2648943B1 (en) | SAMPLE-LOCKER CIRCUIT | |
KR900021456U (en) | Data delay circuit | |
KR910007749U (en) | Computer clock delay circuit | |
KR910013237U (en) | Data sense amplifier circuit | |
KR900011136A (en) | Delay circuit | |
KR900019472U (en) | Noagate circuit | |
KR910004906U (en) | Squelch circuit | |
KR910006586U (en) | Digital data variable delay circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19970829 Year of fee payment: 8 |
|
LAPS | Lapse due to unpaid annual fee |