KR890015127A - 프로그램 제어장치 - Google Patents

프로그램 제어장치 Download PDF

Info

Publication number
KR890015127A
KR890015127A KR1019890002740A KR890002740A KR890015127A KR 890015127 A KR890015127 A KR 890015127A KR 1019890002740 A KR1019890002740 A KR 1019890002740A KR 890002740 A KR890002740 A KR 890002740A KR 890015127 A KR890015127 A KR 890015127A
Authority
KR
South Korea
Prior art keywords
storage means
decoding
program control
sequence
storage
Prior art date
Application number
KR1019890002740A
Other languages
English (en)
Other versions
KR970007764B1 (ko
Inventor
시게오 구보끼
노리히꼬 스기모또
슌지 이나다
마사히로 우에노
다께시 하라까와
가즈히사 이나다
도시히꼬 도미나가
야스시 나까무라
Original Assignee
미다 가쓰시게
가부시끼가이샤 히다찌세이사꾸쇼
야마자끼 세이지
히다찌엔지니어링 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미다 가쓰시게, 가부시끼가이샤 히다찌세이사꾸쇼, 야마자끼 세이지, 히다찌엔지니어링 가부시끼가이샤 filed Critical 미다 가쓰시게
Publication of KR890015127A publication Critical patent/KR890015127A/ko
Application granted granted Critical
Publication of KR970007764B1 publication Critical patent/KR970007764B1/ko

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3636Software debugging by tracing the execution of the program
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466Performance evaluation by tracing or monitoring
    • G06F11/348Circuit details, i.e. tracer hardware
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3409Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
    • G06F11/3419Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment by assessing time
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/88Monitoring involving counting

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Computer And Data Communications (AREA)

Abstract

내용 없음.

Description

프로그램 제어장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명이 적용된 LAN용 프로세서와 그것에 결합되는 단말장치의 1실시예를 도시한 블록도.
제2도는 상기 자기진단회로 STC의 구체적인 구성과 그것에 연관된 중요한 회로를 도시한 블록도.
제3도는 마이크로 프로그램 ROM과 그 어드레스 발생부의 1실시예를 도시한 불럭도.

Claims (5)

  1. 지시된 설정조건에 따라 그것에 대응한 각종 제어동작을 행하는 시퀀스 제어신호를 형성하는 프로그램기억용 제1의 기억수단과 특정한 동작모드의 지정에 의해 동작상태로 되고 설정조건에 대응한 정보 및 그 동작 시퀀스로 낭비된 시간정보를 순차로 기억하는 제2의 기억수단을 포함하는 프로그램 제어장치.
  2. 특허청구의 범위 제1항에 있어서, 상기 제1의 기억수단은 지시된 설정조건에 대응한 정보를 디코드하는 드코드수단과 상기 디코드수단의 출력신호에 의해 설정된 설정조건에 대응한 일련의 시퀀스 제어신호를 형성하는 선두 어드레스가 지정되는 마이크로프로그램 기억수단으로 구성되는 프로그램 제어장치.
  3. 특허청구의 범위 제2항에 있어서, 상기 제2의 기억수단은 FIFO 메모리인 프로그램 제어장치.
  4. 특허청구의 범위 제2항에 있어서, 상기 디코드수단 및 마이크로프로그램 기억수단은 ROM으로 구성되는 프로그램 제어장치.
  5. 특허청구의 범위 제2항에 있어서, 상기 디코드수단 및 마이크로프로그램 기억수단 중 적어도 한쪽은 RAM으로 구성되는 프로그램 제어장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890002740A 1988-03-15 1989-03-06 프로그램 제어장치 KR970007764B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63-60970 1988-03-15
JP63060970A JP2678283B2 (ja) 1988-03-15 1988-03-15 データ通信制御装置

Publications (2)

Publication Number Publication Date
KR890015127A true KR890015127A (ko) 1989-10-28
KR970007764B1 KR970007764B1 (ko) 1997-05-16

Family

ID=13157784

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890002740A KR970007764B1 (ko) 1988-03-15 1989-03-06 프로그램 제어장치

Country Status (3)

Country Link
US (1) US5058114A (ko)
JP (1) JP2678283B2 (ko)
KR (1) KR970007764B1 (ko)

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5245617A (en) * 1990-01-02 1993-09-14 National Semiconductor Corporation First-in, first-out memory circuit
US5297277A (en) * 1990-08-31 1994-03-22 International Business Machines Corporation Apparatus for monitoring data transfers of an oemi channel interface
US5297274A (en) * 1991-04-15 1994-03-22 International Business Machines Corporation Performance analysis of program in multithread OS by creating concurrently running thread generating breakpoint interrupts to active tracing monitor
JP2789900B2 (ja) * 1991-11-22 1998-08-27 日本電気株式会社 状態履歴記憶装置
US5359608A (en) * 1992-11-24 1994-10-25 Amdahl Corporation Apparatus for activation and deactivation of instruction tracing through use of conditional trace field in branch instructions
JP3210466B2 (ja) * 1993-02-25 2001-09-17 株式会社リコー Cpuコア、該cpuコアを有するasic、及び該asicを備えたエミュレーションシステム
DE69415600T2 (de) * 1993-07-28 1999-07-15 Koninklijke Philips Electronics N.V., Eindhoven Mikrokontroller mit hardwaremässiger Fehlerbeseitigungsunterstützung nach dem Boundary-Scanverfahren
US5564028A (en) * 1994-01-11 1996-10-08 Texas Instruments Incorporated Pipelined data processing including instruction trace
US5542034A (en) * 1994-10-19 1996-07-30 Hewlett-Packard Company Minimizing logic to determine current state in an output encoded finite state machine
US5649085A (en) * 1994-12-09 1997-07-15 International Business Machines Corporation Method and system for storing and displaying system operation traces with asynchronous event-pairs
US5764885A (en) * 1994-12-19 1998-06-09 Digital Equipment Corporation Apparatus and method for tracing data flows in high-speed computer systems
DE19544723C2 (de) * 1995-11-30 1999-11-11 Siemens Ag Prozessor-Analysesystem
US6120550A (en) 1996-10-28 2000-09-19 Altera Corporation Design file templates for implementation of logic designs
US6108713A (en) 1997-02-11 2000-08-22 Xaqti Corporation Media access control architectures and network management systems
US6076115A (en) * 1997-02-11 2000-06-13 Xaqti Corporation Media access control receiver and network management system
US6085248A (en) * 1997-02-11 2000-07-04 Xaqtu Corporation Media access control transmitter and parallel network management system
US6185732B1 (en) 1997-04-08 2001-02-06 Advanced Micro Devices, Inc. Software debug port for a microprocessor
US6041406A (en) * 1997-04-08 2000-03-21 Advanced Micro Devices, Inc. Parallel and serial debug port on a processor
US5978902A (en) * 1997-04-08 1999-11-02 Advanced Micro Devices, Inc. Debug interface including operating system access of a serial/parallel debug port
US6148381A (en) * 1997-04-08 2000-11-14 Advanced Micro Devices, Inc. Single-port trace buffer architecture with overflow reduction
US6154856A (en) * 1997-04-08 2000-11-28 Advanced Micro Devices, Inc. Debug interface including state machines for timing synchronization and communication
US6314530B1 (en) 1997-04-08 2001-11-06 Advanced Micro Devices, Inc. Processor having a trace access instruction to access on-chip trace memory
US6142683A (en) * 1997-04-08 2000-11-07 Advanced Micro Devices, Inc. Debug interface including data steering between a processor, an input/output port, and a trace logic
EP1184790B1 (en) * 1997-04-08 2009-11-25 Advanced Micro Devices, Inc. Trace cache for a microprocessor-based device
US6094729A (en) * 1997-04-08 2000-07-25 Advanced Micro Devices, Inc. Debug interface including a compact trace record storage
US6189140B1 (en) 1997-04-08 2001-02-13 Advanced Micro Devices, Inc. Debug interface including logic generating handshake signals between a processor, an input/output port, and a trace logic
US6167536A (en) * 1997-04-08 2000-12-26 Advanced Micro Devices, Inc. Trace cache for a microprocessor-based device
US6009270A (en) * 1997-04-08 1999-12-28 Advanced Micro Devices, Inc. Trace synchronization in a processor
US6154857A (en) * 1997-04-08 2000-11-28 Advanced Micro Devices, Inc. Microprocessor-based device incorporating a cache for capturing software performance profiling data
US6286114B1 (en) 1997-10-27 2001-09-04 Altera Corporation Enhanced embedded logic analyzer
US6175914B1 (en) 1997-12-17 2001-01-16 Advanced Micro Devices, Inc. Processor including a combined parallel debug and trace port and a serial port
US6145100A (en) * 1998-03-04 2000-11-07 Advanced Micro Devices, Inc. Debug interface including timing synchronization logic
US6145123A (en) * 1998-07-01 2000-11-07 Advanced Micro Devices, Inc. Trace on/off with breakpoint register
US7356624B1 (en) * 1999-03-25 2008-04-08 Texas Instruments Incorporated Interface between different clock rate components
US6822968B1 (en) * 1999-12-29 2004-11-23 Advanced Micro Devices, Inc. Method and apparatus for accounting for delays caused by logic in a network interface by integrating logic into a media access controller
US6754862B1 (en) 2000-03-09 2004-06-22 Altera Corporation Gaining access to internal nodes in a PLD
KR100367054B1 (ko) * 2000-04-15 2003-01-09 인벤테크 베스타 컴퍼니 하드웨어에 기초한 순차 마스크롬 어댑터
US6963535B2 (en) * 2000-12-28 2005-11-08 Intel Corporation MAC bus interface
US7287147B1 (en) 2000-12-29 2007-10-23 Mips Technologies, Inc. Configurable co-processor interface
US7237090B1 (en) 2000-12-29 2007-06-26 Mips Technologies, Inc. Configurable out-of-order data transfer in a coprocessor interface
US6760864B2 (en) * 2001-02-21 2004-07-06 Freescale Semiconductor, Inc. Data processing system with on-chip FIFO for storing debug information and method therefor
US7124072B1 (en) 2001-04-30 2006-10-17 Mips Technologies, Inc. Program counter and data tracing from a multi-issue processor
US7185234B1 (en) 2001-04-30 2007-02-27 Mips Technologies, Inc. Trace control from hardware and software
US7181728B1 (en) 2001-04-30 2007-02-20 Mips Technologies, Inc. User controlled trace records
US7168066B1 (en) 2001-04-30 2007-01-23 Mips Technologies, Inc. Tracing out-of order load data
US7069544B1 (en) 2001-04-30 2006-06-27 Mips Technologies, Inc. Dynamic selection of a compression algorithm for trace data
US7178133B1 (en) 2001-04-30 2007-02-13 Mips Technologies, Inc. Trace control based on a characteristic of a processor's operating state
US7134116B1 (en) 2001-04-30 2006-11-07 Mips Technologies, Inc. External trace synchronization via periodic sampling
US7065675B1 (en) 2001-05-08 2006-06-20 Mips Technologies, Inc. System and method for speeding up EJTAG block data transfers
US7231551B1 (en) 2001-06-29 2007-06-12 Mips Technologies, Inc. Distributed tap controller
US7043668B1 (en) 2001-06-29 2006-05-09 Mips Technologies, Inc. Optimized external trace formats
US7036046B2 (en) * 2002-11-14 2006-04-25 Altera Corporation PLD debugging hub
US7076751B1 (en) 2003-01-24 2006-07-11 Altera Corporation Chip debugging using incremental recompilation
AU2003230733A1 (en) * 2003-04-08 2004-11-26 Chen, Chung-Chin Logic analyzer data retrieving circuit and its retrieving method
US7159101B1 (en) 2003-05-28 2007-01-02 Mips Technologies, Inc. System and method to trace high performance multi-issue processors
US7539900B1 (en) 2003-07-29 2009-05-26 Altera Corporation Embedded microprocessor for integrated circuit testing and debugging
US7206967B1 (en) 2004-02-09 2007-04-17 Altera Corporation Chip debugging using incremental recompilation and register insertion
US7603589B2 (en) * 2005-05-16 2009-10-13 Texas Instruments Incorporated Method and system for debugging a software program
KR101358750B1 (ko) * 2007-01-22 2014-02-06 삼성전자주식회사 관계형 데이터베이스를 이용한 프로그램 트레이스 방법
TW200945034A (en) * 2008-04-25 2009-11-01 Acute Technology Inc Method and structure of memory usage for logic analyzer
JP5302050B2 (ja) * 2009-03-04 2013-10-02 富士通株式会社 障害解析のためのトレース装置およびトレース方法
WO2013024524A1 (ja) * 2011-08-12 2013-02-21 富士通株式会社 履歴記録装置および履歴記録方法
US20230185694A1 (en) * 2021-12-10 2023-06-15 International Business Machines Corporation Debugging communication among units on processor simulator

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3937938A (en) * 1974-06-19 1976-02-10 Action Communication Systems, Inc. Method and apparatus for assisting in debugging of a digital computer program
JPS5339033A (en) * 1976-09-22 1978-04-10 Hitachi Ltd Logic tracer
US4308581A (en) * 1979-09-28 1981-12-29 Motorola Inc. Single step system for a microcomputer
JPS5755456A (en) * 1980-09-19 1982-04-02 Hitachi Ltd Career recording system
US4445192A (en) * 1980-11-25 1984-04-24 Hewlett-Packard Company Logic state analyzer with time and event count measurement between states
JPS59133610A (ja) * 1983-01-19 1984-08-01 Omron Tateisi Electronics Co プログラマブルコントロ−ラ
US4636940A (en) * 1983-03-31 1987-01-13 Hewlett-Packard Company Logic analyzer using source program or other user defined symbols in the trace specification and the trace listing
US4598364A (en) * 1983-06-29 1986-07-01 International Business Machines Corporation Efficient trace method adaptable to multiprocessors
JPS62125739A (ja) * 1985-11-27 1987-06-08 Hitachi Ltd 通信制御方式
JPH0731615B2 (ja) * 1986-04-18 1995-04-10 日本電気株式会社 情報処理装置
JPH0619742B2 (ja) * 1986-07-07 1994-03-16 松下電送株式会社 プロトコル実行装置
US4802165A (en) * 1986-10-08 1989-01-31 Enteleki, Inc. Method and apparatus of debugging computer programs
JPS63118651U (ko) * 1987-01-28 1988-08-01
US4918693A (en) * 1988-01-28 1990-04-17 Prime Computer, Inc. Apparatus for physically locating faulty electrical components

Also Published As

Publication number Publication date
JPH01233634A (ja) 1989-09-19
US5058114A (en) 1991-10-15
JP2678283B2 (ja) 1997-11-17
KR970007764B1 (ko) 1997-05-16

Similar Documents

Publication Publication Date Title
KR890015127A (ko) 프로그램 제어장치
KR880011801A (ko) 반도체 기억장치
KR830009518A (ko) 병렬처리용(竝列處理用)데이터 처리 시스템
JPS63146298A (ja) 可変語長シフトレジスタ
KR870004454A (ko) 테스트 패턴 제너레이터
KR900015434A (ko) 신호 발생회로
KR920015377A (ko) 반도체 기억장치
KR890015125A (ko) 정보처리장치의 자기시험회로
KR930014041A (ko) 선택적 재생
KR850001679A (ko) 초음파 진단 장치
KR870001514A (ko) 제어 장치
KR900005291A (ko) 표시 에뮬레이션 장치
KR900018807A (ko) 마이크로 명령수식 기능을 가진 제어장치
KR900003758A (ko) 퍼지추론(fuzzy reasoning)을 실행하기 위한 컴퓨터시스템
KR910017295A (ko) 정보처리장치
KR890000994A (ko) 프린터장치의 기구부를 제어하기 위한 방법 및 그것을 실시하기 위한 시스템
US4829461A (en) Apparatus for detecting sequential data string
KR910003469A (ko) 원격 조작기 부착 제어장치
KR910010306A (ko) 프로그래머블 콘트롤러의 에러 출력 제어 장치
KR840007676A (ko) 용접동작 단계의 지속시간 측정용 수단
KR900000777A (ko) 직접메모리 액세스 제어회로
KR900005401A (ko) 스트림 테이프의 구동제어장치
JPS5825297B2 (ja) 駆動パタ−ン発生方式
KR940007679A (ko) 시작 주소 지정 방법
JPS6470848A (en) Picture display control system

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010511

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee