KR870003052U - Bi-phase modulated digital signal reading circuit - Google Patents

Bi-phase modulated digital signal reading circuit

Info

Publication number
KR870003052U
KR870003052U KR2019850009236U KR850009236U KR870003052U KR 870003052 U KR870003052 U KR 870003052U KR 2019850009236 U KR2019850009236 U KR 2019850009236U KR 850009236 U KR850009236 U KR 850009236U KR 870003052 U KR870003052 U KR 870003052U
Authority
KR
South Korea
Prior art keywords
digital signal
reading circuit
phase modulated
signal reading
modulated digital
Prior art date
Application number
KR2019850009236U
Other languages
Korean (ko)
Other versions
KR880001010Y1 (en
Inventor
남윤수
Original Assignee
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사 filed Critical 주식회사 금성사
Priority to KR2019850009236U priority Critical patent/KR880001010Y1/en
Publication of KR870003052U publication Critical patent/KR870003052U/en
Application granted granted Critical
Publication of KR880001010Y1 publication Critical patent/KR880001010Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K9/00—Demodulating pulses which have been modulated with a continuously-variable signal
    • H03K9/06—Demodulating pulses which have been modulated with a continuously-variable signal of frequency- or rate-modulated pulses
KR2019850009236U 1985-07-22 1985-07-22 Bi-phased modulated digital signal demodulator KR880001010Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019850009236U KR880001010Y1 (en) 1985-07-22 1985-07-22 Bi-phased modulated digital signal demodulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019850009236U KR880001010Y1 (en) 1985-07-22 1985-07-22 Bi-phased modulated digital signal demodulator

Publications (2)

Publication Number Publication Date
KR870003052U true KR870003052U (en) 1987-03-19
KR880001010Y1 KR880001010Y1 (en) 1988-03-17

Family

ID=19244049

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019850009236U KR880001010Y1 (en) 1985-07-22 1985-07-22 Bi-phased modulated digital signal demodulator

Country Status (1)

Country Link
KR (1) KR880001010Y1 (en)

Also Published As

Publication number Publication date
KR880001010Y1 (en) 1988-03-17

Similar Documents

Publication Publication Date Title
DE3750329D1 (en) Signal reading circuit.
NL192491B (en) Color information signal conversion circuit.
FR2563955B1 (en) DIGITAL SIGNAL DELAY CIRCUIT
GB2125656B (en) Digital modulation signal reading device
DE3876842D1 (en) SIGNAL READING.
DE3686196D1 (en) DIGITAL SIGNAL RECORDING AND PLAYBACK SYSTEM.
DE3674418D1 (en) SIGNAL DETECTION CIRCUIT.
JPS57150112A (en) Information signal reproducer
DE69026211D1 (en) Digital information signal reproducing device
KR870003052U (en) Bi-phase modulated digital signal reading circuit
FR2573600B1 (en) TELEVISION SIGNAL MODULATOR CIRCUIT
KR860013737U (en) Digital data signal regeneration circuit
AT387478B (en) CIRCUIT FOR TRANSMITTING INFORMATION
KR870018992U (en) Digital data detection circuit of compact disc
KR870004305U (en) Dubbing recording circuit when broadcasting signal output
KR870019316U (en) Video signal recording circuit
KR880013928U (en) M F M Lead data signal generation circuit
KR890011637U (en) Recording information recording circuit
KR860013812U (en) Clock generation circuit for digital signal reproduction
KR920007331A (en) Digital signal modulation circuit
KR860004391U (en) Binary data signal converter
KR880008438U (en) Data signal detection circuit
KR910005084U (en) Bi-phase modulation circuit of digital audio data
KR860003211U (en) MFM digital modulation circuit
KR850010539U (en) Video signal inverting circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19961230

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee