KR20170077556A - Method of analyzing power consumption and electrothermal behavior of VLSI chips and computer-readable medium storing the same - Google Patents
Method of analyzing power consumption and electrothermal behavior of VLSI chips and computer-readable medium storing the same Download PDFInfo
- Publication number
- KR20170077556A KR20170077556A KR1020150187530A KR20150187530A KR20170077556A KR 20170077556 A KR20170077556 A KR 20170077556A KR 1020150187530 A KR1020150187530 A KR 1020150187530A KR 20150187530 A KR20150187530 A KR 20150187530A KR 20170077556 A KR20170077556 A KR 20170077556A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor chip
- equation
- quot
- simplified
- section
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/2872—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R21/00—Arrangements for measuring electric power or power factor
- G01R21/02—Arrangements for measuring electric power or power factor by thermal methods, e.g. calorimetric
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
- G01R31/2803—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP] by means of functional tests, e.g. logic-circuit-simulation or algorithms therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/2872—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
- G01R31/2874—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to temperature
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/2872—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
- G01R31/2879—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to electrical aspects, e.g. to voltage or current supply or stimuli or to electrical loads
Landscapes
- Engineering & Computer Science (AREA)
- Environmental & Geological Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A method for thermal-power analysis of a highly integrated semiconductor chip includes modeling a semiconductor chip and a package structure surrounding the semiconductor chip with a simplified semiconductor chip to establish an electrothermal equation representing power consumption at a certain temperature The structure being represented by the heat transfer coefficient of the surface of the simplified semiconductor chip), the temperature of the simplified semiconductor chip in the first section of the operating temperature range of the simplified semiconductor chip and the second section of the simplified semiconductor chip, And a step of calculating the temperature and power consumption of the semiconductor chip based on the heat transfer equation and the quadratic polynomial.
Description
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to thermal-power analysis of a semiconductor chip, and more particularly, to a method for analyzing a heat of a highly integrated semiconductor chip and a computer-readable recording medium storing the same.
In chip design, there are two main methods of thermal analysis. When a semiconductor chip is floor planned, thermal analysis is used to locate the optimal floor plan, locate the hot spots, and determine the location of the thermal sensors. In the other analysis technique, an analysis is performed to determine whether a specific cooling and package structure is suitable for a given chip.
Since conventional analysis techniques require numerous iterative calculations, it is time-consuming and can not be performed on all chips.
It is an object of the present invention to provide a method for analyzing the heat of a highly integrated semiconductor chip, which can shorten the time required to perform all the chips.
It is an object of the present invention to provide a computer-readable recording medium storing a method for analyzing the heat of a highly integrated semiconductor chip.
According to an aspect of the present invention, there is provided a method for analyzing a heat of a highly integrated semiconductor chip, which includes modeling a semiconductor chip and a package structure surrounding the semiconductor chip into a simplified semiconductor chip, Wherein the package structure is expressed by a heat transfer coefficient of the surface of the simplified semiconductor chip, the first section of the operating temperature range of the simplified semiconductor chip, and the second section of the operating temperature range of the simplified semiconductor chip, Approximating power consumption depending on a temperature of the simplified semiconductor chip in a second section continuous to the first section with a second-order polynomial, and calculating a temperature of the semiconductor chip based on the heat transfer equation and the second- And calculating power consumption.
In an exemplary embodiment, the electrothermal equation may satisfy Equation (1) below.
[Equation 1]
(The above Equation 1 from the T am is the simplified external to the semiconductor die temperature, R th is the thermal resistance of the simplified semiconductor chip, T is the temperature of the simplified semiconductor chip, P is the simplified semiconductor chip satisfy R th = 1 / (Ah) , represents a consumption power consumed by the, a represents the surface area of the simplified semiconductor chip, h represents the heat transfer coefficient of the surface of the simplified semiconductor chip.)
The quadratic polynomial can be expressed by the following Equation 2 in the first and second intervals, respectively.
&Quot; (2) "
(Where m is a minimum value of the operating temperature range of the simplified semiconductor chip, M is a maximum value of the operating temperature range of the simplified semiconductor chip, I is an arbitrary value between m and M, a 1 and a 2 are positive real numbers, a 2 > a 1 , b 1 is less than or equal to m, and b 2 is less than or equal to I.)
The temperature T of the chip can satisfy the following formula (3) based on the above-described equations (1) and (2).
&Quot; (3) "
(Equation 3)
Lt; / RTI > A, b and c represent a 1 , b 1 and c 1 in the first section and a 2 , b 2 and c 2 in the second section, respectively.If B 2 -4ac is less than 0, it may indicate that the thermal equilibrium temperature of the semiconductor chip is not present.
When B 2 -4ac is 0 or more, it can indicate that the thermal equilibrium temperature of the semiconductor chip exists.
The root mean square of the error of the temperature measured at the plurality of sample temperatures within the operating temperature range of the semiconductor chip is minimized so as to approximate the quadratic polynomial,
And A derivative that is continuous in the I a, b, c, and looking at I, a, b, c is in the first section represents a 1, b 1, c 1 , in the second region a 2, b 2 , c 2 , and the root mean square of the error can satisfy the following equation (4).&Quot; (4) "
(Where N is the number of sample temperatures).
According to an aspect of the present invention, there is provided a method for analyzing a heat of a highly integrated semiconductor chip, which includes modeling a semiconductor chip and a package structure surrounding the semiconductor chip into a simplified semiconductor chip, Wherein the package structure is expressed by a heat transfer coefficient of the surface of the simplified semiconductor chip, the first section of the range of the operating temperature of the semiconductor chip, and the second section of the temperature range of the semiconductor chip, A step of approximating the power consumption depending on the temperature of the semiconductor chip in a second section continuous to the first section by a second order polynomial and a step of calculating a temperature and a power consumption of the semiconductor chip based on the heat transfer equation and the second order polynomial .
In an exemplary embodiment, the instantaneous heat transfer equation may satisfy Equation (5) below.
&Quot; (5) "
(Wherein in formula 5] in T am is the simplified external temperature of the semiconductor chip, R th is the thermal resistance, T (t) of the simplified semiconductor chip has a temperature of the simplified semiconductor chip, P is the simplification a represents the power consumed by the semiconductor chip, and satisfy R th = 1 / (Ah) , a represents the surface area of the simplified semiconductor chip, h represents the heat transfer coefficient of the surface of the simplified semiconductor chip, C th represents the heat capacity of the simplified semiconductor chip, C th = V p Cp, and C p, V, and p represent the specific heat, volume, and density of the simplified semiconductor chip, respectively.
The quadratic polynomial can be expressed by the following Equation 2 in the first and second intervals, respectively.
&Quot; (6) "
M represents a minimum value of the operating temperature range of the chip, M represents a maximum value of the operating temperature range of the chip, I represents any value between m and M, a 1 and a 2 represent A 2 > a 1 , b 1 is less than or equal to m, and b 2 is less than or equal to I.)
The temperature T (t) of the chip may satisfy the following formula (7) based on the above-mentioned equations (5) and (6).
&Quot; (7) "
(A, b, and c in the above equation (7) represent a 1 , b 1 , and c 1 in the first section and a 2 , b 2 , and c 2 in the second section.
When B 2 -4ac is larger than 0, it indicates that a thermal equilibrium temperature exists, and the above equation (7) can satisfy the following equation (8).
&Quot; (8) "
(Equation 8)
ego, .When B 2 -4ac is smaller than 0, it means that there is no thermal equilibrium temperature, and the above Equation (7) can satisfy Equation (9) below.
&Quot; (9) "
(Equation 9)
.When B 2 -4ac is equal to 0, it represents an unstable thermal equilibrium state, and the above-mentioned equation (7) can satisfy the following equation (10).
&Quot; (10) "
(Equation 10)
.The root mean square of the error of the temperature measured at the plurality of sample temperatures within the operating temperature range of the semiconductor chip is minimized so as to approximate the quadratic polynomial,
And A derivative that is continuous in the I a, b, c, and looking at I, a, b, c is in the first section represents a 1, b 1, c 1 , in the second region a 2, b 2 , c 2 , and the root mean square of the error can satisfy the following equation (4).&Quot; (4) "
(Where N is the number of sample temperatures).
According to another aspect of the present invention, there is provided a computer-readable recording medium having recorded thereon a computer program for executing a method for analyzing a thermal power of a highly integrated semiconductor chip according to an embodiment of the present invention, And modeling a package structure surrounding the semiconductor chip with a simplified semiconductor chip to establish an electrothermal equation representing power consumption at a certain temperature (the package structure has a heat transfer coefficient of the surface of the simplified semiconductor chip , The power consumption depending on the temperature of the simplified semiconductor chip in the first section of the operating temperature range of the simplified semiconductor chip and the second section subsequent to the first section is approximated by the second order polynomial And the temperature of the semiconductor chip based on the heat transfer equation and the quadratic polynomial equation And a step of calculating the power ratio.
According to another aspect of the present invention, there is provided a computer-readable recording medium having recorded thereon a computer program for executing a method for analyzing a thermal power of a highly integrated semiconductor chip according to an embodiment of the present invention, And modeling a package structure surrounding the semiconductor chip with a simplified semiconductor chip to establish a transient electrothermal equation that represents power consumption over time, the package structure comprising a heat transfer of the surface of the simplified semiconductor chip Approximating a power consumption depending on a temperature of the semiconductor chip in a first section of a range of an operating temperature of the semiconductor chip and a second section continuing to the first section by a second order polynomial, Temperature and power consumption of the semiconductor chip based on the heat transfer equation and the quadratic polynomial equation .
Therefore, according to embodiments of the present invention, the heat-power analysis of a highly integrated semiconductor chip can be performed in a short time using a quadratic equation rather than an iterative numerical calculation.
1 shows a package structure to which a heat-power analysis method according to embodiments of the present invention can be applied.
FIG. 2 shows a simplified semiconductor chip in which the package structure of FIG. 1 is modeled to apply a thermal-power analysis method according to embodiments of the present invention.
3 is a graph showing the total power consumption of the semiconductor chip according to the temperature.
4 is a flow chart illustrating a method for analyzing the thermal power of a highly integrated semiconductor chip according to embodiments of the present invention.
5 is a graph showing the equation (5).
FIG. 6 is a flowchart illustrating a method of analyzing a heat-power of a highly integrated semiconductor chip according to embodiments of the present invention.
7 is a graph showing T (t) when B 2 -4ac is greater than zero.
8 is a graph showing T (t) when B 2 -4ac is smaller than zero.
9 is a graph showing T (t) when B 2 -4ac is 0;
10 is a block diagram illustrating a computing system used to perform an analysis method in accordance with an embodiment of the present invention.
For the embodiments of the invention disclosed herein, specific structural and functional descriptions are set forth for the purpose of describing an embodiment of the invention only, and it is to be understood that the embodiments of the invention may be practiced in various forms, The present invention should not be construed as limited to the embodiments described in Figs.
The present invention is capable of various modifications and various forms, and specific embodiments are illustrated in the drawings and described in detail in the text. It is to be understood, however, that the invention is not intended to be limited to the particular forms disclosed, but on the contrary, is intended to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention.
The terms first, second, etc. may be used to describe various components, but the components should not be limited by the terms. The terms may be used for the purpose of distinguishing one component from another. For example, without departing from the scope of the present invention, the first component may be referred to as a second component, and similarly, the second component may also be referred to as a first component.
It is to be understood that when an element is referred to as being "connected" or "connected" to another element, it may be directly connected or connected to the other element, . On the other hand, when an element is referred to as being "directly connected" or "directly connected" to another element, it should be understood that there are no other elements in between. Other expressions that describe the relationship between components, such as "between" and "between" or "neighboring to" and "directly adjacent to" should be interpreted as well.
The terminology used in this application is used only to describe a specific embodiment and is not intended to limit the invention. The singular expressions include plural expressions unless the context clearly dictates otherwise. In the present application, the terms "comprise", "having", and the like are intended to specify the presence of stated features, integers, steps, operations, elements, components, or combinations thereof, , Steps, operations, components, parts, or combinations thereof, as a matter of principle.
Unless otherwise defined, all terms used herein, including technical or scientific terms, have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. Terms such as those defined in commonly used dictionaries should be construed as meaning consistent with meaning in the context of the relevant art and are not to be construed as ideal or overly formal in meaning unless expressly defined in the present application .
Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings. The same reference numerals are used for the same constituent elements in the drawings and redundant explanations for the same constituent elements are omitted.
1 shows a package structure to which a heat-power analysis method according to embodiments of the present invention can be applied.
1, a
FIG. 2 shows a simplified semiconductor chip in which the package structure of FIG. 1 is modeled to apply a thermal-power analysis method according to embodiments of the present invention.
Referring to FIG. 2, the
2, when the external temperature T am of the
[Equation 1]
The satisfy the above formula 1] R th is the simplified represents the thermal resistance of the semiconductor chip (100), R th = 1 / (Ah) from, A represents the surface area of the
In Equation (1), the left term represents the amount of thermal energy exiting to the outside by convection, and the right term represents the amount of thermal energy generated due to the power consumption of the
In the
&Quot; (2) "
In the above formula (2), T am is the external temperature of the
Solving the above equation (2), it is possible to obtain the column with time.
In the heat-power analysis of the conventional semiconductor chip, the power consumption (P) in the above-mentioned Equations (1) and (2) is defined as a temperature-independent constant. If the power consumption (P) is a temperature-independent constant, [Equation 1] and [Equation 2] are simple linear equations or linear differential equations.
However, when the leakage current generated in the semiconductor chip is considered, since the power consumption P depends on the temperature of the semiconductor chip, the solutions of the equations (1) and (2) can not be obtained easily.
3 is a graph showing the total power consumption of the semiconductor chip according to the temperature.
FIG. 3 empirically shows an aspect in which the total power consumption of the semiconductor chip varies depending on the temperature of the semiconductor chip when the leakage current is taken into consideration. The tendency is well approximated by the following equation (3).
&Quot; (3) "
In Equation (3), Pdy denotes a dynamic power independent of the temperature of the semiconductor chip,
Indicates a leakage current depending on the temperature of the semiconductor chip, and it can be seen that it exponentially increases with increasing temperature. Also, β is a constant related to the leakage current. Also, the solid line in Fig. 3 represents the total power consumption by Equation (3), and each of the circles represents the total power consumption calculated by the simulation tool at a given temperature.When [Equation 1] is substituted for P (T) in [Equation 3], the result can be expressed by Equation (4) below.
&Quot; (4) "
[Equation 4] is a nonlinear equation for T, and it is generally necessary to obtain the solution using an iterative numerical analysis technique.
As described above, the conventional analysis method for predicting the power consumption and the temperature change of the chip in consideration of the leakage current of the semiconductor chip is performed through the following series of processes.
(a) First, the temperature of the semiconductor chip is substituted into the right term of Equation (4) to calculate the power consumption of the semiconductor chip with respect to the initial temperature, and the T of the left term is obtained while the power consumption is fixed.
(b) Substituting T obtained from (a) into the right term of [Equation 4] again performs the procedure of (a).
(c) Repeat steps (a) and (b) until the temperature (T) is constant.
In the conventional method, as shown in (c), it takes a long time because steps (a) and (b) are repeated until the temperature (T) becomes constant. In addition, it is not suitable for analysis at the level of the entire chip or when the number of analysis is required a lot because other analysis methods require numerous repetitive calculation operations.
4 is a flow chart illustrating a method for analyzing the thermal power of a highly integrated semiconductor chip according to embodiments of the present invention.
Referring to FIGS. 1, 2 and 4, in a method for analyzing the heat of a highly integrated semiconductor chip, a
The power consumption depending on the temperature of the simplified semiconductor chip in the first section of the operating temperature range of the
&Quot; (5) "
Where M is the minimum value of the operating temperature range of the
The root mean square of the error of the temperature measured at the plurality of sample temperatures within the operating temperature range of the
&Quot; (6) "
In Equation (6), N represents the number of sample temperatures.
The temperature and power consumption of the
5 is a graph showing the equation (5).
5, a 1 and a 2 are positive real numbers, a 2 > a 1 , b 1 is less than or equal to m, and b 2 is less than or equal to I
Can be defined as a monotone increasing function.In FIG. 5, the circles represent the first period
), And the portion represented by the triangle represents the second section ( ), Which is a quadratic equation.Instead of P in Equation (1), Equation (5)
The following equation (7) is derived.&Quot; (7) "
The suffix indicating the interval in (7) is omitted.
If T is obtained from the equation (7), the temperature of the
&Quot; (8) "
In Equation 8,
Lt; / RTI > A, b and c represent a 1 , b 1 and c 1 in the first section and a 2 , b 2 and c 2 in the second section, respectively.Therefore, the temperature T of the
For example, when B 2 -4ac is less than 0, this indicates that the thermal equilibrium temperature of the
For example, if B 2 -4ac is greater than or equal to zero, then Equation (7) will have at least one real number solution. If there are two solutions, a low temperature is adopted. Because high temperatures indicate unstable equilibrium temperatures. However, the solution obtained from the equation (7) for the first section or the second section has meaning only when it exists within the section.
Wow Is a monotone increasing function, it is impossible mathematically to generate a meaningful solution in both the first and second sections.FIG. 6 is a flowchart illustrating a method of analyzing a heat-power of a highly integrated semiconductor chip according to embodiments of the present invention.
Referring to FIGS. 1, 2 and 6, in the method of analyzing the heat of a highly integrated semiconductor chip, the
The power consumption depending on the temperature of the simplified semiconductor chip in the first section of the operating temperature range of the
If Equation (5) is substituted for P in Equation (2), the temperature of the
&Quot; (9) "
In Equation (9), a, b and c denote a 1 , b 1 and c 1 in the first section and a 2 , b 2 and c 2 in the second section.
If B 2 -4ac is larger than 0 in Equation (9), it indicates that the thermal equilibrium temperature of the
&Quot; (10) "
In the above equation (10)
ego, .7 is a graph showing T (t) when B 2 -4ac is greater than zero.
Referring to FIG. 7, it can be seen that the temperature of the
If B 2 -4ac is less than 0 in Equation (9), it means that there is no thermal equilibrium temperature of the
&Quot; (11) "
In Equation (11)
.8 is a graph showing T (t) when B 2 -4ac is smaller than zero.
Referring to FIG. 8, it can be seen that the temperature of the
Represents the incomplete thermal equilibrium state of the
&Quot; (12) "
In the above equation (12)
.Equation (12) shows an unstable equilibrium state in which a thermal runaway may occur even if there is a thermal equilibrium temperature of the
9 is a graph showing T (t) when B 2 -4ac is 0;
Referring to FIG. 9, it can be seen that the temperature of the
10 is a block diagram illustrating a computing system used to perform an analysis method in accordance with an embodiment of the present invention.
10, a
The
Embodiments of the present invention can be widely applied to the field of heat-power analysis of highly integrated semiconductor chips.
While the present invention has been described with reference to the preferred embodiments thereof, it will be apparent to those skilled in the art that various modifications and variations can be made in the present invention without departing from the spirit and scope of the invention as defined in the appended claims. It will be understood.
Claims (17)
Approximating the power consumption depending on the temperature of the simplified semiconductor chip in a first section of the operating temperature range of the simplified semiconductor chip and a second section continuing to the first section with a second order polynomial; And
And calculating the temperature and power consumption of the semiconductor chip based on the heat transfer equation and the quadratic polynomial.
Wherein the heat transfer equation satisfies the following formula (1): " (1) "
[Equation 1]
(The above Equation 1 from the T am is the simplified external to the semiconductor die temperature, R th is the thermal resistance of the simplified semiconductor chip, T is the temperature of the simplified semiconductor chip, P is the simplified semiconductor chip satisfy R th = 1 / (Ah) , represents a consumption power consumed by the, a represents the surface area of the simplified semiconductor chip, h represents the heat transfer coefficient of the surface of the simplified semiconductor chip.)
Wherein the quadratic polynomial is represented by the following Equation (2) in the first section and the second section, respectively.
&Quot; (2) "
(Where m is a minimum value of the operating temperature range of the simplified semiconductor chip, M is a maximum value of the operating temperature range of the simplified semiconductor chip, I is an arbitrary value between m and M, a 1 and a 2 are positive real numbers, a 2 > a 1 , b 1 is less than or equal to m, and b 2 is less than or equal to I.)
Wherein the temperature T of the chip satisfies the following formula (3) based on the above-described equations (1) and (2).
&Quot; (3) "
(Equation 3) Lt; / RTI > A, b and c represent a 1 , b 1 and c 1 in the first section and a 2 , b 2 and c 2 in the second section, respectively.
Wherein when B 2 -4ac is less than 0, the thermal equilibrium temperature of the semiconductor chip does not exist.
And B 2 -4ac is 0 or more, the thermal equilibrium temperature of the semiconductor chip is present.
To approximate this quadratic polynomial
Wherein a root mean square of an error of a temperature measured at a plurality of sample temperatures within an operating temperature range of the semiconductor chip is minimized,
remind And B, c, and I, which are successive in the I,
wherein a, b and c represent a 1 , b 1 and c 1 in the first section and a 2 , b 2 and c 2 in the second section and the root mean square of the error is expressed by the following equation 4]. ≪ / RTI >
&Quot; (4) "
(Where N is the number of sample temperatures).
Approximating a power consumption depending on a temperature of the semiconductor chip in a first section of an operating temperature range of the semiconductor chip and a second section continuing to the first section with a second order polynomial; And
And calculating the temperature and power consumption of the semiconductor chip based on the heat transfer equation and the quadratic polynomial.
The instantaneous heat transfer equation
(5): " (5) "
&Quot; (5) "
(Wherein in formula 5] in T am is the simplified external temperature of the semiconductor chip, R th is the thermal resistance, T (t) of the simplified semiconductor chip has a temperature of the simplified semiconductor chip, P is the simplification a represents the power consumed by the semiconductor chip, and satisfy R th = 1 / (Ah) , a represents the surface area of the simplified semiconductor chip, h represents the heat transfer coefficient of the surface of the simplified semiconductor chip, C th represents the heat capacity of the simplified semiconductor chip, C th = V p Cp, and C p, V, and p represent the specific heat, volume, and density of the simplified semiconductor chip, respectively.
Wherein the quadratic polynomial is represented by the following Equation (2) in the first section and the second section, respectively.
&Quot; (6) "
M represents a minimum value of the operating temperature range of the chip, M represents a maximum value of the operating temperature range of the chip, I represents any value between m and M, a 1 and a 2 represent A 2 > a 1 , b 1 is less than or equal to m, and b 2 is less than or equal to I.)
Wherein the temperature T (t) of the chip satisfies the following formula (7) based on the above-mentioned equations (5) and (6).
&Quot; (7) "
(A, b, and c in the above equation (7) represent a 1 , b 1 , and c 1 in the first section and a 2 , b 2 , and c 2 in the second section.
And B 2 -4ac is greater than 0, the thermal equilibrium temperature is present, and the equation (7) satisfies the following equation (8).
&Quot; (8) "
(Equation 8) ego, .
And B 2 -4ac is smaller than 0, the thermal equilibrium temperature does not exist, and the equation (7) satisfies the following equation (9).
&Quot; (9) "
(Equation 9) .
And B 2 -4ac is equal to 0, the equation (7) satisfies the following equation (10): " (10) "
&Quot; (10) "
(Equation 10) .
To approximate this quadratic polynomial
The root mean square of the error of the temperature measured at a plurality of sample temperatures within the operating temperature range of the chip is minimized,
remind And B, c, and I, which are successive in the I,
wherein a, b and c represent a 1 , b 1 and c 1 in the first section and a 2 , b 2 and c 2 in the second section and the root mean square of the error is expressed by the following equation 11]. ≪ / RTI >
&Quot; (11) "
(Where, N represents the number of sample temperatures).
Modeling a semiconductor chip and a package structure surrounding the semiconductor chip with a simplified semiconductor chip and establishing an electrothermal equation representing power consumption at a certain temperature (the package structure includes a surface of the simplified semiconductor chip Expressed as heat transfer coefficient);
Approximating a power consumption depending on a temperature of the semiconductor chip in a first section of an operating temperature range of the semiconductor chip and a second section continuing to the first section with a second order polynomial; And
And calculating the temperature and power consumption of the semiconductor chip based on the electrothermal equation and the quadratic polynomial.
Modeling a semiconductor chip and a package structure surrounding the semiconductor chip with a simplified semiconductor chip to establish a transient electrothermal equation representing power consumption over time, the package structure comprising a surface of the simplified semiconductor chip Lt; / RTI >
Approximating a power consumption depending on a temperature of the semiconductor chip in a first section of an operating temperature range of the semiconductor chip and a second section continuing to the first section with a second order polynomial; And
And calculating the temperature and power consumption of the semiconductor chip based on the electrothermal equation and the quadratic polynomial.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150187530A KR101914060B1 (en) | 2015-12-28 | 2015-12-28 | Method of analyzing power consumption and electrothermal behavior of VLSI chips and computer-readable medium storing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150187530A KR101914060B1 (en) | 2015-12-28 | 2015-12-28 | Method of analyzing power consumption and electrothermal behavior of VLSI chips and computer-readable medium storing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20170077556A true KR20170077556A (en) | 2017-07-06 |
KR101914060B1 KR101914060B1 (en) | 2018-11-02 |
Family
ID=59354029
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020150187530A KR101914060B1 (en) | 2015-12-28 | 2015-12-28 | Method of analyzing power consumption and electrothermal behavior of VLSI chips and computer-readable medium storing the same |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101914060B1 (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008225590A (en) * | 2007-03-09 | 2008-09-25 | Sony Corp | Electronic device, supply power control method and program |
US8103996B2 (en) | 2008-06-24 | 2012-01-24 | Cadence Design Systems, Inc. | Method and apparatus for thermal analysis of through-silicon via (TSV) |
US8201113B2 (en) | 2008-07-25 | 2012-06-12 | Cadence Design Systems, Inc. | Method and apparatus for multi-die thermal analysis |
-
2015
- 2015-12-28 KR KR1020150187530A patent/KR101914060B1/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR101914060B1 (en) | 2018-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8104006B2 (en) | Method and apparatus for thermal analysis | |
US9639128B2 (en) | System and method for thermoelectric memory temperature control | |
US8103996B2 (en) | Method and apparatus for thermal analysis of through-silicon via (TSV) | |
US10216876B2 (en) | Simulation system estimating self-heating characteristic of circuit and design method thereof | |
US7574321B2 (en) | Model predictive thermal management | |
US7191413B2 (en) | Method and apparatus for thermal testing of semiconductor chip designs | |
US8104007B2 (en) | Method and apparatus for thermal analysis | |
Samson et al. | Interface Material Selection and a Thermal Management Technique in Second-Generation Platforms Built on Intel® Centrino™ Mobile Technology. | |
US20070098037A1 (en) | Techniques for distributing power in electronic circuits and computer systems | |
Alkharabsheh et al. | Experimentally validated computational fluid dynamics model for a data center with cold aisle containment | |
US9534967B2 (en) | Calibrating thermal behavior of electronics | |
JP6432192B2 (en) | Temperature prediction device for battery packs | |
KR101914060B1 (en) | Method of analyzing power consumption and electrothermal behavior of VLSI chips and computer-readable medium storing the same | |
Sabry et al. | Compact thermal models: A global approach | |
Knox et al. | Machine learning and simulation based temperature prediction on high-performance processors | |
Lettieri et al. | Computational and experimental validation of a vortex-superposition-based buoyancy approximation for the COMPACT code in data centers | |
Fakhim et al. | Thermal management issues in operational data centers: Computational fluid dynamics analysis and experimental study | |
US20160239589A1 (en) | Automatic calibration of thermal models | |
Ganapathy et al. | Defining thermal design power based on real-world usage models | |
US8499274B2 (en) | Computer implemented system and method for leakage calculation | |
Maggioni et al. | 3D-convolution based fast transient thermal model for 3D integrated circuits: Methodology and applications | |
Sim et al. | Systematic Approach in Intel SoC (System on Chip) Thermal Solution Design using CFD (Computational Fluid Dynamics) Simulation | |
Lee et al. | Phone‐nomenon 2.0: A compact thermal model for smartphones | |
US20230031793A1 (en) | Simulation system and computer readable recording medium | |
Mishra et al. | Thermal Performance Evaluation of Multi-Core SOCs Using Power-Thermal Co-Simulation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right |