KR20010056884A - Method for forming bit line contact of semiconductor - Google Patents
Method for forming bit line contact of semiconductor Download PDFInfo
- Publication number
- KR20010056884A KR20010056884A KR1019990058549A KR19990058549A KR20010056884A KR 20010056884 A KR20010056884 A KR 20010056884A KR 1019990058549 A KR1019990058549 A KR 1019990058549A KR 19990058549 A KR19990058549 A KR 19990058549A KR 20010056884 A KR20010056884 A KR 20010056884A
- Authority
- KR
- South Korea
- Prior art keywords
- region
- bit line
- line contact
- forming
- cell region
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 23
- 239000004065 semiconductor Substances 0.000 title claims abstract description 19
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 20
- 239000011229 interlayer Substances 0.000 claims abstract description 16
- 239000010410 layer Substances 0.000 claims abstract description 16
- 150000004767 nitrides Chemical class 0.000 claims abstract description 16
- 238000005530 etching Methods 0.000 claims abstract description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 11
- 229920005591 polysilicon Polymers 0.000 claims abstract description 11
- 239000000758 substrate Substances 0.000 claims abstract description 7
- 230000002093 peripheral effect Effects 0.000 claims description 11
- 239000004020 conductor Substances 0.000 claims description 5
- 238000000059 patterning Methods 0.000 claims description 5
- 238000000926 separation method Methods 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 2
- 238000002955 isolation Methods 0.000 abstract description 3
- 101000831940 Homo sapiens Stathmin Proteins 0.000 description 5
- 102100024237 Stathmin Human genes 0.000 description 5
- 238000009413 insulation Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007888 film coating Substances 0.000 description 1
- 238000009501 film coating Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/485—Bit line contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
본 발명은 반도체 비트라인 콘택 형성방법에 관한 것으로, 특히 비트라인 콘택홀 형성을 셀(cell) 영역과 페리 및 코어(peri & core) 영역에서 동시에 진행할 수 있도록 한 반도체 비트라인 콘택 형성방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for forming a semiconductor bit line contact, and more particularly, to a method for forming a semiconductor bit line contact in which bit line contact hole formation can be simultaneously performed in a cell region and a peri and core region. .
종래의 반도체 비트라인 콘택 형성방법을 첨부한 도1a 내지 도1d의 수순단면도를 참조하여 상세히 설명하면 다음과 같다.A detailed description will now be made with reference to the procedure cross-sectional view of FIGS. 1A to 1D attached to a conventional method for forming a semiconductor bit line contact.
먼저, 도1a에 도시한 바와같이 셀영역과 페리/코어영역이 구분된 반도체기판(1) 상에 격리영역(2)을 형성하고, 상부전면에 게이트산화막(3), 게이트전극(4) 및 캡절연막(5)이 적층된 게이트를 이격 패터닝한 다음 셀영역과 페리/코어영역 소자의 특성에 따라 게이트 측면에 제1,제2절연막(6,7)을 이용하여 선택적으로 측벽을 형성하고, 산화막(미도시) 및 감광막(미도시)을 통해 산화막 하드 마스크(hard mask)를 형성하여 셀영역 게이트간 이격영역을 채우는 폴리플러그(8)를 선택적으로 형성한 다음 상부전면에 층간절연막(9)을 증착 및 평탄화한다. 이때, 셀영역에 폴리플러그(8)가 형성됨에 따라 화학기계적 연마(chemical mechanical polishing : CMP) 등을 통해 평탄화된 층간절연막(9)은 셀영역에서 500∼1000[Å], 페리/코어영역의 게이트 상부에서 2500∼3000[Å], 게이트간 이격영역의 상부에서 3500∼4000[Å] 정도의 두께를 갖게 되며, 게이트를 패터닝한 다음 반도체기판(1) 내에 저농도 및 고농도 불순물 이온주입을 선택적으로 실시하여 소스/드레인(미도시)을 형성하는 과정은 생략하였다.First, as shown in FIG. 1A, an isolation region 2 is formed on a semiconductor substrate 1 having a cell region and a ferry / core region, and a gate oxide film 3, a gate electrode 4, and After patterning the gate in which the cap insulation layer 5 is stacked, the sidewalls are selectively formed on the side of the gate using the first and second insulation layers 6 and 7 according to the characteristics of the cell region and the ferry / core region device. An oxide hard mask is formed through an oxide film (not shown) and a photosensitive film (not shown) to selectively form a poly plug 8 that fills a gap region between cell gates, and then an interlayer insulating film 9 on the upper surface thereof. Is deposited and planarized. At this time, as the poly plug 8 is formed in the cell region, the interlayer insulating film 9 planarized by chemical mechanical polishing (CMP) or the like is 500 to 1000 [Å] in the cell region, It has a thickness of 2500 to 3000 [mW] at the top of the gate and 3500 to 4000 [mW] at the top of the inter-gate spacing region, and after patterning the gate, selectively implanting low and high concentration impurity ions into the semiconductor substrate 1 The process of forming a source / drain (not shown) is omitted.
그리고, 도1b에 도시한 바와같이 상기 층간절연막(9) 상부에 감광막(PR1)을 도포, 노광 및 현상하여 감광막(PR1) 패턴을 형성한 다음 이를 적용하여 셀영역의 폴리플러그(8) 일부가 노출되도록 층간절연막(9)을 식각함으로써, 비트라인 콘택홀(10)을 형성한다.As shown in FIG. 1B, the photoresist film PR1 is applied, exposed, and developed on the interlayer insulating film 9 to form a photoresist film PR1 pattern, and then a part of the poly plug 8 of the cell region is applied. The bit line contact hole 10 is formed by etching the interlayer insulating film 9 so as to be exposed.
그리고, 도1c에 도시한 바와같이 상기 감광막(PR1) 패턴을 제거한 다음 상부전면에 도전성물질(11)을 형성하고, 평탄화하여 상기 비트라인 콘택홀(10)을 채운 다음 상부전면에 감광막(PR2)을 도포, 노광 및 현상하여 페리/코어영역의 배선을 위한 감광막(PR2) 패턴을 형성하고, 이를 적용하여 게이트간 이격영역 및 게이트전극(4)이 선택적으로 노출되도록 층간절연막(9) 및 캡절연막(5)을 식각함으로써, 비트라인 콘택홀(12)을 형성한다.Then, as shown in FIG. 1C, the photoresist layer PR1 pattern is removed, and then a conductive material 11 is formed on the upper surface, and the planarization is performed to fill the bit line contact hole 10, and then the photoresist layer PR2 is disposed on the upper surface. Coating, exposure and development to form a photoresist film PR2 pattern for the wiring of the ferry / core region, and to apply the interlayer insulating film 9 and the cap insulating film to selectively expose the inter-gate spacing region and the gate electrode 4. The bit line contact hole 12 is formed by etching (5).
그리고, 도1d에 도시한 바와같이 상기 감광막(PR2) 패턴을 제거한 다음 상부전면에 도전성물질(13)을 형성하고, 평탄화하여 비트라인 콘택홀(12)을 채운다.As shown in FIG. 1D, the photoresist film PR2 pattern is removed, and then a conductive material 13 is formed on the upper surface of the upper surface, and the planarization is performed to fill the bit line contact hole 12.
그러나, 상기한 바와같은 종래의 반도체 비트라인 콘택 형성방법은 셀영역과 페리/코어영역 상의 층간절연막 두께가 상이하여 비트라인 콘택홀 형성을 위한 식각공정을 분리시켜 진행함에 따라 공정이 복잡하고, 층간절연막 상에 2회의 감광막 도포, 노광 및 현상을 실시함에 따라 표면손상이나 이물질이 발생할 수 있는 문제점이 있었다.However, the conventional method of forming a semiconductor bit line contact as described above is complicated by the process of separating the etching process for forming the bit line contact hole because the thickness of the interlayer insulating film on the cell region and the ferry / core region is different. There was a problem that surface damage or foreign matter may occur by applying two times the photosensitive film coating, exposure and development on the insulating film.
본 발명은 상기한 바와같은 종래의 문제점을 해결하기 위하여 창안한 것으로, 본 발명의 목적은 비트라인 콘택홀 형성을 셀 영역과 페리 및 코어 영역에서 동시에 진행할 수 있는 반도체 비트라인 콘택 형성방법을 제공하는데 있다.SUMMARY OF THE INVENTION The present invention has been made to solve the conventional problems as described above, and an object of the present invention is to provide a method for forming a semiconductor bit line contact which can simultaneously form a bit line contact hole in a cell region, a ferry and a core region. have.
도1a 내지 도1d는 종래 반도체 비트라인 콘택 형성방법을 보인 수순단면도.1A to 1D are cross-sectional views showing a conventional method for forming a semiconductor bit line contact.
도2a 내지 도2e는 본 발명의 일 실시예를 보인 수순단면도.Figures 2a to 2e is a cross-sectional view showing an embodiment of the present invention.
***도면의 주요부분에 대한 부호의 설명****** Explanation of symbols for main parts of drawing ***
21:반도체기판 22:분리영역21: semiconductor substrate 22: separation area
23:게이트산화막 24:게이트전극23: gate oxide film 24: gate electrode
25:캡절연막 26,27:제1,제2절연막25: cap insulating film 26, 27: first and second insulating film
28:폴리실리콘 29:질화막28: polysilicon 29: nitride film
30:산화막 31:층간절연막30: oxide film 31: interlayer insulating film
32:비트라인 콘택 PR21,PR22:감광막32: bit line contact PR21, PR22: photosensitive film
상기한 바와같은 본 발명의 목적을 달성하기 위한 반도체 비트라인 콘택 형성방법은 셀영역과 페리/코어영역이 구분된 반도체기판 상에 분리영역을 형성하고, 상면과 측면에 절연막이 형성된 게이트를 이격 패터닝하는 공정과; 상기 결과물의 상부에 폴리실리콘을 증착하고, 게이트 상면의 절연막이 노출될때까지 평탄화한 다음 상부전면에 질화막과 산화막을 순차적으로 형성하는 공정과; 상기 산화막의 상부에 플러그용 감광막 패턴을 형성한 다음 산화막과 질화막을 선택적으로 식각하고, 플러그용 감광막 패턴을 제거한 다음 잔류하는 산화막과 질화막을 하드마스크로 적용하여 폴리실리콘을 식각함으로써, 폴리플러그를 형성하는 공정과; 상기 결과물의 상부전면에 층간절연막을 형성하고, 평탄화한 다음 층간절연막 상부에 셀영역은 디포커싱(defocusing) 노광, 페리/코어영역은 정상 노광을 실시하여 비트라인 콘택용 감광막 패턴을 형성한 다음 셀영역과 주변영역의 식각을 동시에 진행하여 셀영역 폴리플러그 및 주변영역 액티브 또는 게이트전극을 선택적으로 노출시키는 공정과; 상기 콘택용 감광막 패턴을 제거한 다음 상부전면에 도전성물질을 형성하고, 평탄화하여 셀영역 폴리플러그 및 주변영역 액티브 또는 게이트전극과 선택적으로 접속되는 비트라인 콘택을 형성하는 공정을 구비하여 이루어진다.The semiconductor bit line contact forming method for achieving the object of the present invention as described above is to form a separation region on the semiconductor substrate is divided cell region and ferry / core region, patterning the gate formed with an insulating film on the upper surface and side Process of doing; Depositing polysilicon on the resultant, flattening until the insulating film on the upper surface of the gate is exposed, and then sequentially forming a nitride film and an oxide film on the upper surface; After forming a plug photoresist pattern on the oxide film, selectively etching the oxide film and the nitride film, removing the plug photoresist pattern, and etching the polysilicon by applying the remaining oxide film and the nitride film as a hard mask, thereby forming a poly plug. Process of doing; An interlayer insulating film is formed on the upper surface of the resultant, and planarized. Then, the cell region is defocused and the ferry / core region is normally exposed on the interlayer insulating film to form a bit line contact photoresist pattern. Selectively etching the region and the peripheral region to selectively expose the cell region polyplug and the peripheral region active or gate electrode; And removing the contact photoresist pattern and forming a conductive material on the upper surface of the upper surface, and planarizing to form a bit line contact selectively connected to the cell region polyplug and the peripheral region active or gate electrode.
상기한 바와같은 본 발명에 의한 반도체 비트라인 콘택 형성방법을 첨부한 도2a 내지 도2e의 수순단면도를 일 실시예로 하여 상세히 설명하면 다음과 같다.The procedure of the semiconductor bit line contact forming method according to the present invention as described above will be described in detail with reference to a cross-sectional view of FIGS. 2A through 2E according to one embodiment.
먼저, 도2a에 도시한 바와같이 셀영역과 페리/코어영역이 구분된 반도체기판(21) 상에 격리영역(22)을 형성하고, 상부전면에 게이트산화막(23), 게이트전극(24) 및 캡절연막(25)이 적층된 게이트를 이격 패터닝한 다음 셀영역과 페리/코어영역 소자의 특성에 따라 게이트 측면에 제1,제2절연막(26,27)을 이용하여 선택적으로 측벽을 형성하고, 폴리실리콘(28)을 증착한 다음 캡절연막(25)이 노출될때까지 평탄화한다.First, as shown in FIG. 2A, an isolation region 22 is formed on the semiconductor substrate 21 in which the cell region and the ferry / core region are separated, and the gate oxide film 23, the gate electrode 24, and After patterning the gate in which the cap insulation layer 25 is stacked, the sidewalls are selectively formed on the side of the gate using the first and second insulation layers 26 and 27 according to the characteristics of the cell region and the ferry / core region device. The polysilicon 28 is deposited and then planarized until the cap insulating film 25 is exposed.
그리고, 도2b에 도시한 바와같이 상기 결과물의 상부전면에 질화막(29)과 산화막(30)을 순차적으로 형성하고, 그 상부에 감광막(PR21)을 도포, 노광 및 현상하여 플러그용 감광막(PR21) 패턴을 형성한다. 이때, 질화막(29)은 300∼700[Å] 정도의 두께로 형성하는 것이 바람직하다.As shown in FIG. 2B, the nitride film 29 and the oxide film 30 are sequentially formed on the upper surface of the resultant, and the photosensitive film PR21 is applied, exposed, and developed on top of the resultant plug. Form a pattern. At this time, the nitride film 29 is preferably formed to a thickness of about 300 to 700 [mm].
그리고, 도2c에 도시한 바와같이 상기 플러그용 감광막(PR21) 패턴을 적용하여 산화막(30)과 질화막(29)을 순차적으로 식각한 다음 플러그용 감광막(PR21) 패턴을 제거하고, 잔류하는 산화막(30)과 질화막(29)을 하드마스크로 적용하여 폴리실리콘(28)을 식각한 다음 상부전면에 층간절연막(31)을 증착하고, 평탄화한다. 이때, 층간절연막(31)은 셀영역에서 500∼1000[Å], 페리/코어영역의 게이트 상부에서 2500∼3000[Å], 게이트간 이격영역의 상부에서 3500∼4000[Å] 정도의 두께를 갖게 된다.2C, the oxide film 30 and the nitride film 29 are sequentially etched by applying the plug photosensitive film PR21 pattern, and then the plug photosensitive film PR21 pattern is removed, and the remaining oxide film ( 30) and the nitride film 29 are applied as a hard mask to etch the polysilicon 28, and then the interlayer insulating film 31 is deposited on the upper surface, and planarized. At this time, the interlayer insulating film 31 has a thickness of 500 to 1000 [mm] in the cell region, 2500 to 3000 [mW] in the upper portion of the gate of the ferry / core region, and 3500 to 4000 [mW] in the upper portion of the inter-gate separation region. Will have
그리고, 도2d에 도시한 바와같이 상기 층간절연막(31) 상부에 감광막(PR22)을 도포, 노광 및 현상하여 셀영역은 디포커싱 노광, 페리/코어영역은 정상 노광을 실시하여 비트라인 콘택용 감광막(PR22) 패턴을 형성한다.As shown in FIG. 2D, the photoresist film PR22 is coated, exposed, and developed on the interlayer insulating film 31 to defocus the cell region, and to expose the ferry / core region to the normal exposure. (PR22) A pattern is formed.
그리고, 도2e에 도시한 바와같이 상기 비트라인 콘택용 감광막(PR22) 패턴을 통해 셀영역과 주변영역의 식각을 동시에 진행함으로써, 셀영역 폴리실리콘(28) 및 주변영역 액티브 또는 게이트전극(24)을 선택적으로 노출시키고, 상기 콘택용 감광막(PR22) 패턴을 제거한 다음 상부전면에 도전성물질을 형성하고, 평탄화하여 셀영역 폴리실리콘(28) 및 주변영역 액티브 또는 게이트전극(24)과 선택적으로 접속되는 비트라인 콘택(32)을 형성한다. 이때, 셀영역과 주변영역에서 동시에 진행되는 식각은 산화막(30)의 질화막(29)에 대한 식각선택비가 7:1∼10:1 정도가 되도록 설정하는 것이 바람직하다.As shown in FIG. 2E, the cell region and the peripheral region are etched simultaneously through the bit line contact photoresist film PR22 pattern, thereby forming the cell region polysilicon 28 and the peripheral region active or gate electrode 24. Is selectively exposed, the contact photoresist film PR22 pattern is removed, a conductive material is formed on the entire upper surface, and planarized to be selectively connected to the cell region polysilicon 28 and the peripheral region active or gate electrode 24. Bit line contacts 32 are formed. In this case, the etching that is simultaneously performed in the cell region and the peripheral region may be set such that the etching selectivity of the oxide film 30 with respect to the nitride film 29 is about 7: 1 to 10: 1.
상기한 바와같은 본 발명에 의한 반도체 비트라인 콘택 형성방법은 비트라인 콘택홀 형성을 셀 영역과 페리 및 코어 영역에서 동시에 진행함에 따라 공정을 단순화시키고, 종래 층간절연막 상에 2회의 감광막 도포, 노광 및 현상을 실시함에 따른 표면손상이나 이물질 발생을 억제할 수 있는 효과가 있다.As described above, the method for forming a semiconductor bit line contact according to the present invention simplifies the process as the bit line contact hole is simultaneously formed in the cell region, the ferry and the core region, and the two photoresist films are applied, exposed and There is an effect that can suppress the surface damage or the generation of foreign matter by the development.
Claims (3)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019990058549A KR20010056884A (en) | 1999-12-17 | 1999-12-17 | Method for forming bit line contact of semiconductor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019990058549A KR20010056884A (en) | 1999-12-17 | 1999-12-17 | Method for forming bit line contact of semiconductor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20010056884A true KR20010056884A (en) | 2001-07-04 |
Family
ID=19626563
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019990058549A KR20010056884A (en) | 1999-12-17 | 1999-12-17 | Method for forming bit line contact of semiconductor |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR20010056884A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100363701B1 (en) * | 2000-12-29 | 2002-12-05 | 주식회사 하이닉스반도체 | Method for Forming the Bit line contact of Semiconductor Device |
| KR100866123B1 (en) * | 2002-07-15 | 2008-10-31 | 주식회사 하이닉스반도체 | Bit line forming method of semiconductor device |
| CN105097510A (en) * | 2014-04-17 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | Method for forming transistor |
-
1999
- 1999-12-17 KR KR1019990058549A patent/KR20010056884A/en not_active Application Discontinuation
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100363701B1 (en) * | 2000-12-29 | 2002-12-05 | 주식회사 하이닉스반도체 | Method for Forming the Bit line contact of Semiconductor Device |
| KR100866123B1 (en) * | 2002-07-15 | 2008-10-31 | 주식회사 하이닉스반도체 | Bit line forming method of semiconductor device |
| CN105097510A (en) * | 2014-04-17 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | Method for forming transistor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7229904B2 (en) | Method for forming landing plug contacts in semiconductor device | |
| KR20000042460A (en) | Method for forming bit line contact of semiconductor device | |
| KR20010056884A (en) | Method for forming bit line contact of semiconductor | |
| KR100301148B1 (en) | Forming method for hard mask of semiconductor device | |
| KR100732272B1 (en) | Method for fabricating semiconductor device | |
| KR100274355B1 (en) | Method of forming a word line in a flash memory device | |
| KR100381030B1 (en) | Method for fabricating semicondductor device | |
| KR100506050B1 (en) | Contact formation method of semiconductor device | |
| KR100475135B1 (en) | Method for Forming Contact of Semiconductor Device | |
| KR0170728B1 (en) | Element isolating structure of semiconductor device, its forming method, dram cell having buried bit line and its manufacturing method | |
| KR20000028095A (en) | Method for preparing semiconductor device | |
| KR100361765B1 (en) | A method for fabricating of a semiconductor device | |
| KR100721186B1 (en) | Method for manufacturing semiconductor device | |
| KR100357197B1 (en) | method for forming plug semiconductor device | |
| KR20020024840A (en) | Method of forming contact plugs in semiconductor devices | |
| KR20010064969A (en) | Method for manufacturing semiconductor device | |
| KR20030003306A (en) | Method for fabricating a landing plug of semiconductor device | |
| KR20040086691A (en) | Method for manufacturing semiconductor device | |
| KR20000045910A (en) | Manufacturing method of fuse box of semiconductor device | |
| KR20010063199A (en) | Method for forming bit line contact of semiconductor | |
| KR19980045145A (en) | Contact hole formation method of semiconductor device | |
| KR20040102397A (en) | method for manufacturing landing plug contact in semiconductor device | |
| KR20000051805A (en) | Manufacturing method for semiconductor memory | |
| KR20010063771A (en) | A method for forming a field oxide of a semiconductor device | |
| KR20010047254A (en) | Method for fabricating node contact of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |