KR101660687B1 - Method for surface mounting of semiconductor chip - Google Patents
Method for surface mounting of semiconductor chip Download PDFInfo
- Publication number
- KR101660687B1 KR101660687B1 KR1020150052216A KR20150052216A KR101660687B1 KR 101660687 B1 KR101660687 B1 KR 101660687B1 KR 1020150052216 A KR1020150052216 A KR 1020150052216A KR 20150052216 A KR20150052216 A KR 20150052216A KR 101660687 B1 KR101660687 B1 KR 101660687B1
- Authority
- KR
- South Korea
- Prior art keywords
- tape
- wafer
- semiconductor chip
- curable
- surface mounting
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67132—Apparatus for placing on an insulating substrate, e.g. tape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Description
BACKGROUND OF THE INVENTION 1. Field of the Invention [0001] The present invention relates to a semiconductor chip surface mounting method, and more particularly, to a semiconductor chip surface mounting method capable of performing a surface mounting process very simply by attaching a heat releasable tape to a surface of a wafer on which bumps are formed .
As is well known, in the surface mounting process, a solder is printed on a land of a printed circuit board, the lead of the surface mounting element such as a semiconductor chip is mounted on the printed solder land, and a printed circuit board And the solder is melted and bonded by applying infrared radiation to connect the leads of the surface mount device to the lands of the printed circuit board.
2. Description of the Related Art [0002] In recent years, semiconductor packages have been downsized and densified in accordance with the tendency to shorten the thickness of electronic products using semiconductor devices. Therefore, in order to reduce the size of semiconductor packages, semiconductor devices have been used in chip- 1,
The surface mounting process will be described with reference to FIG. As shown, the
As described above, the individual chips must be mounted on the substrate by reversing them. Conventionally, the wafer is directly inverted from the wafer surface to be mounted on the substrate. In this case, there is a problem that the equipment investment is high and the tack time is long.
In addition, the flip chip bonding technology is a technology for directly mounting a semiconductor chip on a mounting means by using a bump of conductive material, and it is a conventional technology of wire bonding and a tape automated bonding (TAB) ) Technology, it has an excellent effect in high speed, high integration and miniaturization. In this case, however, there is a problem that an expensive flip chip dedicated facility is required.
On the other hand, individual chips may be separated and then housed in a carrier tape and put into a surface mounting process.
Fig. 4 shows a
5 shows a general taping device.
As shown in the drawing, a
And a sensor for identifying whether or not the work has been transferred to the work storage section.
The first and second inspection means 15 and 16 include
The transfer means 17 is a component for transferring the work determined to be good to the
The
And a storage means (not shown) connected to one side of the
And a drive control unit (not shown) for controlling the inspection means and the conveying means to control the inspection and conveyance of the conveyed workpiece while intermittently rotating the index table when a workpiece is detected by the sensor by the sensor do.
The conventional taping apparatus constructed in this way is also expensive, and there is a problem in that the process time is long considering the taping time.
SUMMARY OF THE INVENTION It is an object of the present invention to provide a semiconductor chip surface mounting method capable of performing a surface mounting process very simply by attaching a thermally debonding tape to a surface of a wafer on which bumps are formed, .
It is another object of the present invention to provide a semiconductor chip surface mounting method in which a semiconductor chip is housed in a tape carrier and a flip chip dedicated facility is not required.
According to an aspect of the present invention, there is provided a method for mounting a surface of a semiconductor chip, including: 1) attaching a UV curable tape to a back surface of a wafer on which bumps are formed; 2) attaching an adhesive tape to the surface of the wafer on which the bumps are formed; 3) inverting the wafer vertically; 4) curing the UV curable tape by irradiating UV; 5) removing the UV curable tape; 6) lowering the adhesive strength of the adhesive tape; And 7) separating the individual chips from the wafer and surface-mounting the chips on the substrate.
Further, it is preferable that the adhesive tape is a thermally releasable tape whose adhesive strength is lowered by applying a predetermined heat.
In the step 6), it is preferable to apply heat to the adhesive tape to lower the adhesive force.
According to the present invention, there is an effect that the surface packaging process can be performed very simply by attaching the heat-peeling tape to the surface of the wafer on which the bumps are formed and reversing.
Therefore, the process of storing the semiconductor chip in the tape carrier and the equipment for exclusive use of the flip chip are unnecessary.
Figure 1 shows a typical wafer.
2 shows a wafer frame.
3 shows a general surface mounting process.
4 shows a general carrier tape.
Figure 5 shows a taping machine.
6 and 7 show a process of separating a semiconductor chip according to the present invention.
Hereinafter, a semiconductor chip surface mounting method according to the present invention will be described in detail with reference to the accompanying drawings.
6 and 7, a method of mounting a semiconductor chip on a surface of a semiconductor chip according to the present invention includes attaching a UV-
In a state of being fixed to the
In this state, an adhesive tape is attached to the surface on which the solder balls (bumps) 112 are formed, as shown in Fig. 6B (S12 in Fig. 7). In this embodiment, it is preferable to use the heat-
The UV-
Next, when the UV
When the UV
Next, in a state of being fixed to the
Next, the wafer is placed on a
By applying heat, the adhesive force of the heat-
In this state, individual chips are picked up and transferred to the
This configuration eliminates the need for complex taping facilities and processes, and allows the semiconductor chip to be surface-mounted simply without a dedicated flip chip facility.
111: wafer
112: Solder ball (bump)
120: UV curable tape
130: Wafer frame
140: Heat-resisting tape
300: Picker
400: UV lamp
500: Hot Plate
Claims (3)
1) attaching a UV-curing tape to the back surface of the wafer on which bumps are formed;
2) attaching an adhesive tape to the surface of the wafer on which the bumps are formed;
3) inverting the wafer vertically;
4) curing the UV curable tape by irradiating UV;
5) removing the UV curable tape;
6) lowering the adhesive strength of the adhesive tape; And
7) separating individual chips from the wafer and surface-mounting the chips on the substrate,
The pressure-sensitive adhesive tape is a thermally releasable tape having a reduced adhesive strength when a predetermined heat is applied thereto,
In the step (6), heat is applied to the adhesive tape to lower the adhesive force,
Wherein a gap between the individual chips is expanded between the steps 1) and 2).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150052216A KR101660687B1 (en) | 2015-04-14 | 2015-04-14 | Method for surface mounting of semiconductor chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150052216A KR101660687B1 (en) | 2015-04-14 | 2015-04-14 | Method for surface mounting of semiconductor chip |
Publications (1)
Publication Number | Publication Date |
---|---|
KR101660687B1 true KR101660687B1 (en) | 2016-09-28 |
Family
ID=57101236
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020150052216A KR101660687B1 (en) | 2015-04-14 | 2015-04-14 | Method for surface mounting of semiconductor chip |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101660687B1 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05206267A (en) * | 1992-01-29 | 1993-08-13 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH0637181A (en) * | 1992-07-21 | 1994-02-10 | Nec Kansai Ltd | Manufacture of semiconductor device |
KR20070033046A (en) * | 2004-08-03 | 2007-03-23 | 후루카와 덴끼고교 가부시키가이샤 | Semiconductor device manufacturing method and wafer processing tape |
KR20130039788A (en) * | 2011-10-13 | 2013-04-23 | 주식회사 네패스 | Method of fabricating semiconductor chip |
-
2015
- 2015-04-14 KR KR1020150052216A patent/KR101660687B1/en active IP Right Grant
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05206267A (en) * | 1992-01-29 | 1993-08-13 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH0637181A (en) * | 1992-07-21 | 1994-02-10 | Nec Kansai Ltd | Manufacture of semiconductor device |
KR20070033046A (en) * | 2004-08-03 | 2007-03-23 | 후루카와 덴끼고교 가부시키가이샤 | Semiconductor device manufacturing method and wafer processing tape |
KR20130039788A (en) * | 2011-10-13 | 2013-04-23 | 주식회사 네패스 | Method of fabricating semiconductor chip |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5572353B2 (en) | Protective tape peeling method and apparatus | |
US6653731B2 (en) | Semiconductor device and method for fabricating same | |
KR102592226B1 (en) | Semiconductor package bonding head and bonding method | |
JP2004311938A (en) | Die application and curing in-line equipment for multi-chip package | |
US9425171B1 (en) | Removable substrate for controlling warpage of an integrated circuit package | |
KR102403569B1 (en) | Thermocompression bonders, methods of operating thermocompression bonders, and interconnect methods for fine pitch flip chip assembly | |
US20160336294A1 (en) | Device packaging facility and method, and device processing apparatus utilizing phthalate | |
TW201705321A (en) | Method for manufacturing semiconductor device | |
KR20190040493A (en) | Mounting method and mounting apparatus | |
KR102186384B1 (en) | Die bonding apparatus and manufacturing method of semiconductor device | |
JP2021027239A (en) | Protective member forming method and protective member forming device | |
US8800137B2 (en) | Method of manufacturing printed circuit board | |
TWI677047B (en) | Semiconductor manufacturing device and method of manufacturing semiconductor device | |
KR101994667B1 (en) | Electronic component mounting device and method for producing electronic component | |
KR101660687B1 (en) | Method for surface mounting of semiconductor chip | |
JP2013074240A (en) | Three-dimensional mounting apparatus | |
KR100526193B1 (en) | Die bonder equipment and method for attaching semiconductor chip using the same | |
JP7090194B2 (en) | Semiconductor component mounting equipment | |
US20170084490A1 (en) | Method for making ic with stepped sidewall and related ic devices | |
US10276487B1 (en) | Semiconductor device with flexible circuit for enabling non-destructive attaching and detaching of device to system board | |
JP2005252072A (en) | Element mounting method and conveyer | |
US5471017A (en) | No fixture method to cure die attach for bonding IC dies to substrates | |
JP2008153491A (en) | Method for manufacturing semiconductor device | |
KR102217826B1 (en) | Mounting device and mounting method | |
KR101577026B1 (en) | Assembly and transfer apparatus of substrate zig for solder reflow |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20190923 Year of fee payment: 4 |