KR101226747B1 - One united type semiconductor processing device - Google Patents
One united type semiconductor processing device Download PDFInfo
- Publication number
- KR101226747B1 KR101226747B1 KR1020120019297A KR20120019297A KR101226747B1 KR 101226747 B1 KR101226747 B1 KR 101226747B1 KR 1020120019297 A KR1020120019297 A KR 1020120019297A KR 20120019297 A KR20120019297 A KR 20120019297A KR 101226747 B1 KR101226747 B1 KR 101226747B1
- Authority
- KR
- South Korea
- Prior art keywords
- space
- wafer
- processing apparatus
- moving
- pull
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67201—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the load-lock chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/6773—Conveying cassettes, containers or carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67766—Mechanical parts of transfer devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67775—Docking arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Robotics (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an integrated semiconductor processing apparatus, comprising a process processing apparatus for storing a plurality of pools inside a unitary semiconductor processing main body and processing a wafer stored in the pool, and before and after some of the plurality of pools. Selectively secure a space to move the pool to the load port module to increase the maximum number of pools that can be stored inside the integrated semiconductor processing body to improve the productivity of the wafer, the space occupied by the semiconductor processing device in the factory Minimize.
Description
The present invention relates to an integrated semiconductor processing apparatus, and more particularly, to an integrated semiconductor processing apparatus for supplying a wafer to a processing apparatus of a wafer at a shortest distance, preventing external exposure of the wafer, and storing the unwind as much as possible. .
As the development of semiconductor technology is accelerated, researches on the technology for processing wafers required for semiconductor production are progressing. Wafers are materials used in semiconductor manufacturing, and silicon wafers are supplied to materials that can be used in semiconductor manufacturing through various processing processes.
A silicon wafer is a circular plate in which a thin ingot in which a kind crystal of a material of a silicon semiconductor is grown on a circumference is thinly cut. In the process of growing a silicon wafer as a crystal, oxygen may combine to cause a phenomenon in which a resistance value controlled through impurities on the silicon wafer is shifted from a desired resistance value.
Therefore, a heat treatment process is required to separate oxygen from the wafer and produce a high quality wafer. In addition, the heat treatment process may be necessary to alleviate wafer processing stress and to reduce defects in the wafer crystals.
Important issues in the wafer heat treatment process are productivity and yield. It would be natural to produce wafers of high yield, i.e., high quality in the heat treatment of the wafer, and in addition, it should be possible to rapidly process the wafer to produce a large amount of heat treated wafers.
Related prior arts include Korean Patent Publication No. 10-2010-0024220 (2010.03.05, substrate processing apparatus and substrate transfer method thereof).
SUMMARY OF THE INVENTION An object of the present invention is to provide an integrated semiconductor processing apparatus for supplying a wafer to a processing apparatus of a wafer at the shortest distance and preventing the external exposure of the wafer to improve the production speed of the wafer.
SUMMARY OF THE INVENTION An object of the present invention is to provide an integrated semiconductor processing apparatus which secures the storage space of a pool to the maximum, minimizes the space occupied by the semiconductor processing apparatus in a factory, and improves the yield of the wafer.
This object of the present invention is an integrated semiconductor processing body having a first space for storing a plurality of pools storing a plurality of wafers, and a second space in which a process processing apparatus for processing the wafers stored in the first space is provided. Wow;
A load port module installed in a first space of the integrated semiconductor processing main body, the load port module opening the pull to allow the wafer inside the pull to be withdrawn;
A pull transfer device mounted in the first space to transfer the pull to the load port module;
A pull moving device for moving a part of the plurality of pools stored in the first space before and after; And
It is solved by providing an integrated semiconductor processing apparatus including a wafer transfer device which takes out the wafer inside the pool and transports it to the process processing apparatus of the second space.
The pull transfer device is an integrated semiconductor processing apparatus, comprising a pull holding member disposed on the front side of the pull in the first space and moved up, down, left, and left.
The fulcrum moving device according to the present invention includes a movable wall part which is arranged to be movable forward and backward in the first space and is equipped with a fulcrum, and a wall moving part which moves the movable wall part before and after.
The pull moving device according to the present invention further includes a wall moving guide rail disposed at the bottom of the first space to guide the movement of the moving wall part before and after.
An integrated semiconductor processing apparatus according to the present invention includes a fixed wall portion in which a pull is mounted in the first space, and the movable wall portion and the fixed wall portion are disposed to cross the width direction of the first space to loosen the first space. The storage wall is divided into a space in which the wafer transfer device is disposed, and the movable wall portion is disposed between the fixed wall portion, and the load port module is provided on the front side of the fixed wall portion, and the rear surface of the fixed wall portion is provided. On the side, a wafer transfer device is arranged.
The integrated semiconductor processing apparatus according to the present invention further includes a robot moving device for moving the wafer transfer device, wherein the robot moving device moves the wafer transfer device to the front side of the process processing device disposed in the second space. The wafer is then fed into each processing apparatus.
The load port module according to the present invention is provided in plural in the first space, at least one of which supplies an unprocessed wafer stored in the pool to the process processing apparatus, and the rest processes the wafer processed in the process processing apparatus. Allow storage from the process unit back into the pool.
The processing apparatus according to the present invention is any one of a heat treatment apparatus for heat treating a wafer, and an apparatus for etching and depositing the wafer.
In the integrated semiconductor processing body according to the present invention, the first space and the second space are distinguished, and the first space and the second space communicate with each other and the wafer stored in the pool is stored in the first space in the second space. There is provided a space partition wall portion in which a connection passage hole is formed for supplying into the process processing apparatus therein.
The integrated semiconductor processing body according to the present invention is provided with a space opening / closing door capable of opening and closing the connection passage hole.
In the integrated semiconductor processing apparatus according to the present invention, the components necessary for processing a wafer may be integrated into one device, thereby minimizing the copper wire of the wafer, thereby improving the processing speed.
The integrated semiconductor processing apparatus according to the present invention can minimize the exposure of the wafer to the outside in space and time, thereby increasing the yield in the process processing.
The integrated semiconductor processing apparatus according to the present invention has the effect of minimizing the space occupied by the semiconductor processing apparatus in the factory by improving the productivity of the wafer by storing the maximally.
1 is a perspective view showing an integrated semiconductor processing apparatus according to the present invention.
2 is a longitudinal sectional view showing an integrated semiconductor processing apparatus according to the present invention.
3 is a perspective view of a load port module according to an embodiment of the present invention;
4 is a cross-sectional view illustrating a structure of a load port module according to an exemplary embodiment of the present invention.
5 to 6 are plan views showing the integrated semiconductor processing apparatus according to the present invention.
7 is a schematic diagram illustrating an internal structure of an integrated semiconductor processing apparatus according to another embodiment of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.
1 and 2, the integrated semiconductor processing apparatus of the present invention includes a
The
In the
The
The
Therefore, the plurality of
The
The
The
The
The
In the integrated
The
The
The
For example, the
As the transfer means of the wafer transfer robot, a plurality of arms rotatably hinged, an arm operating unit for rotatably operating the plurality of arms at each hinge connection unit, and an arm up and down moving the plurality of arms up and down A robot arm structure including a steel part and a rotating part for rotating the arm is taken as an example.
In addition to the above examples, the
In addition, the holding device may have a configuration to prevent the loss of the wafer by minimizing the contact surface with the wafer. For example, it may be configured to support the wafer from below through a predetermined number of contacts at the bottom of the wafer.
On the other hand, the
The
In the embodiment of the present invention, a plurality of
The
3 and 4, the
The door opening / closing means protrudes on the front surface of the
The
The
On the upper surface of the
The
The
The
Meanwhile, referring to FIG. 5, a
The
The front of the
The
In addition, the
The basic position of the
That is, in the
Therefore, the
On the other hand, the
And a
In addition, it is preferable that the
Although not shown, the
The
The
In addition, the
For example, in the
On the front of the fixed
Therefore, in the integrated semiconductor processing apparatus according to the present invention, the
On the other hand, the integrated semiconductor processing apparatus according to the present invention includes a
The
That is, the
Therefore, in the integrated semiconductor processing apparatus according to the present invention, a plurality of
On the other hand, the
The
In addition, the
In the integrated semiconductor processing apparatus according to the present invention, the
The
In the integrated semiconductor processing apparatus according to the present invention, the components necessary for processing a wafer can be integrated into one device, thereby minimizing the copper wire of the wafer to improve the processing speed.
The integrated semiconductor processing apparatus according to the present invention can minimize the exposure of the wafer to the outside in space and time, thereby increasing the yield in the process processing.
The integrated semiconductor processing apparatus according to the present invention can improve the productivity of the wafer by storing the
The present invention is not limited to the above-described embodiments, and various changes can be made without departing from the gist of the present invention, which is understood to be included in the configuration of the present invention.
10: integrated semiconductor processing body 11: first space
12: second space 20: load port module
30: transfer device 40: process processing device
50: loosen transfer robot 60: loosen moving device
70: robot moving device
Claims (10)
A load port module installed in a first space of the integrated semiconductor processing main body, the load port module opening the pull to allow the wafer inside the pull to be withdrawn;
A pull transfer device mounted in the first space to transfer the pull to the load port module;
A pull moving device for moving a part of the plurality of pools stored in the first space before and after; And
And a wafer transfer device for extracting the wafer inside the fulcrum and transporting the wafer to the process processing apparatus of the second space.
The loosen moving device,
A moving wall part arranged to be movable forward and backward in the first space and mounted with a pull;
And a wall moving part for moving the moving wall part before and after.
The pull transfer device is an integrated semiconductor processing apparatus, comprising a pull holding member disposed on the front side of the pull in the first space and moved up, down, left, and left.
The loosening movement device further comprises a wall movement guide rail disposed at the bottom of the first space to guide the movement of the moving wall part before and after.
The first space is provided with a fixed wall to which the loose is mounted,
The movable wall portion and the fixed wall portion are arranged to cross the width direction of the first space, and divides the first space into a space in which the first space is stored, and a space in which the wafer transfer device is disposed,
The movable wall portion is disposed between the fixed wall portions,
The load port module is provided on the front side of the fixed wall portion, and a wafer transfer device is disposed on the rear side of the fixed wall portion.
Further comprising a robot moving device for moving the wafer transfer device,
And said robot moving device moves said wafer transfer device to the front side of said process processing apparatus disposed in said second space and supplies wafers into each process processing apparatus.
A plurality of load port modules are installed in the first space, at least one of which supplies unprocessed wafers stored in the pool to the process processing apparatus, and the rest process wafers processed by the process processing apparatus from the process processing apparatus. An integrated semiconductor processing apparatus, characterized by being able to be stored in the pool again.
The process apparatus may be any one of a heat treatment apparatus for heat treating a wafer, and an apparatus for etching and depositing the integrated semiconductor processing apparatus.
In the integrated semiconductor processing body, the first space and the second space are distinguished, and the first and second spaces communicate with each other to process the wafer stored in the pool within the first space in the second space. An integrated semiconductor processing apparatus, comprising: a space partition wall portion having a connection passage hole for supplying into the device.
And a space opening / closing door configured to open and close the connection passage hole in the integrated semiconductor processing body.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020120019297A KR101226747B1 (en) | 2012-02-24 | 2012-02-24 | One united type semiconductor processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020120019297A KR101226747B1 (en) | 2012-02-24 | 2012-02-24 | One united type semiconductor processing device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR101226747B1 true KR101226747B1 (en) | 2013-01-25 |
Family
ID=47842667
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020120019297A KR101226747B1 (en) | 2012-02-24 | 2012-02-24 | One united type semiconductor processing device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101226747B1 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11345854A (en) * | 1998-06-02 | 1999-12-14 | Dainippon Screen Mfg Co Ltd | Board processor |
JP2010016387A (en) * | 2008-07-07 | 2010-01-21 | Semes Co Ltd | Substrate conveyance equipment and method for conveying substrate |
KR20110123695A (en) * | 2010-05-07 | 2011-11-15 | 나노세미콘(주) | One united type semiconductor processing device |
-
2012
- 2012-02-24 KR KR1020120019297A patent/KR101226747B1/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11345854A (en) * | 1998-06-02 | 1999-12-14 | Dainippon Screen Mfg Co Ltd | Board processor |
JP2010016387A (en) * | 2008-07-07 | 2010-01-21 | Semes Co Ltd | Substrate conveyance equipment and method for conveying substrate |
KR20110123695A (en) * | 2010-05-07 | 2011-11-15 | 나노세미콘(주) | One united type semiconductor processing device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101152271B1 (en) | One united type semiconductor processing device | |
JP5212165B2 (en) | Substrate processing equipment | |
KR101052572B1 (en) | Substrate treating system and substrate conveying method | |
WO2013069716A1 (en) | Load port and efem | |
KR102244354B1 (en) | Substrate transfer mechanism, substrate processing apparatus, and substrate processing method | |
JP2017163103A (en) | Substrate processing apparatus | |
JP2006237559A (en) | Substrate processing equipment | |
JP5290890B2 (en) | Substrate processing equipment | |
JP6014982B2 (en) | Side load port, EFEM | |
JP2013102235A (en) | Substrate processing apparatus | |
JP5228504B2 (en) | Storage and entry / exit methods | |
JP5526988B2 (en) | Substrate processing apparatus and substrate processing system | |
KR101226747B1 (en) | One united type semiconductor processing device | |
KR20070024517A (en) | Vertical heat treatment device and method of operating the same | |
JP5279554B2 (en) | Substrate processing equipment | |
KR20110123696A (en) | Cassettes transportation robot of semiconductor processing device | |
KR20160049629A (en) | Cassette stoker and casette loading/unloading method using thereof | |
JP5458563B2 (en) | Storage and entry / exit methods | |
JP6134173B2 (en) | Magnetic annealing equipment | |
JP3974992B2 (en) | Substrate storage container lid opening / closing device and substrate loading / unloading device | |
JP5330031B2 (en) | Substrate processing equipment | |
KR100835177B1 (en) | A transportation system for processing semiconductor material | |
JP5002050B2 (en) | Substrate processing system and substrate transfer method | |
JP7488442B2 (en) | Transport System | |
JP6562803B2 (en) | Substrate processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
A302 | Request for accelerated examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20160121 Year of fee payment: 4 |
|
LAPS | Lapse due to unpaid annual fee |