JPWO2022024648A1 - - Google Patents

Info

Publication number
JPWO2022024648A1
JPWO2022024648A1 JP2022540095A JP2022540095A JPWO2022024648A1 JP WO2022024648 A1 JPWO2022024648 A1 JP WO2022024648A1 JP 2022540095 A JP2022540095 A JP 2022540095A JP 2022540095 A JP2022540095 A JP 2022540095A JP WO2022024648 A1 JPWO2022024648 A1 JP WO2022024648A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2022540095A
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2022024648A1 publication Critical patent/JPWO2022024648A1/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Adhesives Or Adhesive Processes (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)
JP2022540095A 2020-07-31 2021-06-30 Pending JPWO2022024648A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2020130251 2020-07-31
PCT/JP2021/024765 WO2022024648A1 (ja) 2020-07-31 2021-06-30 半導体装置を製造する方法、及びフィルム状接着剤

Publications (1)

Publication Number Publication Date
JPWO2022024648A1 true JPWO2022024648A1 (zh) 2022-02-03

Family

ID=80035524

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022540095A Pending JPWO2022024648A1 (zh) 2020-07-31 2021-06-30

Country Status (5)

Country Link
JP (1) JPWO2022024648A1 (zh)
KR (1) KR20230043890A (zh)
CN (1) CN116195040A (zh)
TW (1) TW202212398A (zh)
WO (1) WO2022024648A1 (zh)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5217260B2 (ja) 2007-04-27 2013-06-19 住友ベークライト株式会社 半導体ウエハーの接合方法および半導体装置の製造方法
JP2016046299A (ja) * 2014-08-20 2016-04-04 日立化成株式会社 半導体接続部封止用接着剤及びこれを用いた半導体装置、半導体装置の製造方法
JP7149099B2 (ja) * 2018-05-10 2022-10-06 デクセリアルズ株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
KR20230043890A (ko) 2023-03-31
WO2022024648A1 (ja) 2022-02-03
CN116195040A (zh) 2023-05-30
TW202212398A (zh) 2022-04-01

Similar Documents

Publication Publication Date Title
BR112023005462A2 (zh)
BR112021014123A2 (zh)
BR112022024743A2 (zh)
BR102021018859A2 (zh)
BR102021015500A2 (zh)
BR112022009896A2 (zh)
BR102021007058A2 (zh)
BR102020022030A2 (zh)
BR112023011738A2 (zh)
BR112023004146A2 (zh)
BR112023011610A2 (zh)
BR112023011539A2 (zh)
BR112023008976A2 (zh)
BR112023009656A2 (zh)
BR112023006729A2 (zh)
BR102021020147A2 (zh)
BR102021018926A2 (zh)
BR102021018167A2 (zh)
BR102021017576A2 (zh)
BR102021016837A2 (zh)
BR102021016551A2 (zh)
BR102021016375A2 (zh)
BR102021016176A2 (zh)
BR102021016200A2 (zh)
BR102021015566A2 (zh)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240501